Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:MBB

57   /// Analyze the branching code at the end of MBB, returning
82 bool AnalyzeBranch(MachineBasicBlock &MBB,MachineBasicBlock *&TBB,
87 /// Remove the branching code at the end of the specific MBB.
90 unsigned RemoveBranch(MachineBasicBlock &MBB) const override;
102 unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
111 bool isProfitableToIfCvt(MachineBasicBlock &MBB, unsigned NumCycles,
128 /// of specified accumulated instruction latencies in the specified MBB to
133 bool isProfitableToDupForIfCvt(MachineBasicBlock &MBB, unsigned NumCycles,
144 void copyPhysReg(MachineBasicBlock &MBB,
153 void storeRegToStackSlot(MachineBasicBlock &MBB,
162 void loadRegFromStackSlot(MachineBasicBlock &MBB,
182 void insertNoop(MachineBasicBlock &MBB,
212 const MachineBasicBlock *MBB,
349 SmallVector<MachineInstr*,2> getBranchingInstrs(MachineBasicBlock& MBB) const;