Home | History | Annotate | Download | only in PowerPC

Lines Matching refs:Operand

31       /// FSEL - Traditional three-operand fsel node.
35 /// FCFID - The FCFID instruction, taking an f64 operand and producing
37 /// was temporarily in the f64 operand.
45 /// operand, producing an f64 value containing the integer representation
97 /// integer division by a power of 2. The first operand is the dividend,
119 /// Return with a flag operand, matched by 'blr'
143 // target (returns (Lo, Hi)). It takes a chain operand.
184 /// operand #0 chain
185 /// operand #1 callee (register or absolute)
186 /// operand #2 stack adjustment
187 /// operand #3 optional in flag
280 /// operand identifies the operating system entry point.
328 /// STFIWX - The STFIWX instruction. The first operand is an input token
358 /// the last operand.
400 /// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand
535 /// Examine constraint string and operand type and determine a weight value.
536 /// The operand object must already have been set up with the operand type.
550 /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops
869 SDValue getRsqrtEstimate(SDValue Operand, DAGCombinerInfo &DCI,
872 SDValue getRecipEstimate(SDValue Operand, DAGCombinerInfo &DCI,