Home | History | Annotate | Download | only in X86

Lines Matching defs:OpEntry

1683   const DivRemEntry::DivRemResult &OpEntry = TypeEntry.ResultTable[OpIndex];
1693           TII.get(OpEntry.OpCopy), TypeEntry.LowInReg).addReg(Op0Reg);
1695   if (OpEntry.OpSignExtend) {
1696     if (OpEntry.IsOpSigned)
1698               TII.get(OpEntry.OpSignExtend));
1724           TII.get(OpEntry.OpDivRem)).addReg(Op1Reg);
1736       OpEntry.DivRemResultReg == X86::AH && Subtarget->is64Bit()) {
1754         .addReg(OpEntry.DivRemResultReg);