Home | History | Annotate | Download | only in X86

Lines Matching refs:ShiftVT

7462     MVT ShiftVT = MVT::getVectorVT(ShiftSVT, Size / Scale);
7463 assert(DAG.getTargetLoweringInfo().isTypeLegal(ShiftVT) &&
7465 V = DAG.getBitcast(ShiftVT, V);
7467 V = DAG.getNode(OpCode, DL, ShiftVT, V,
18363 MVT ShiftVT = MVT::getVectorVT(MVT::i16, NumElts / 2);
18381 SDValue SHL = getTargetVShiftByConstNode(X86ISD::VSHLI, dl, ShiftVT,
18392 SDValue SRL = getTargetVShiftByConstNode(X86ISD::VSRLI, dl, ShiftVT,