Home | History | Annotate | Download | only in TableGen

Lines Matching defs:Regs

56   void EmitRegMapping(raw_ostream &o, const std::deque<CodeGenRegister> &Regs,
59 const std::deque<CodeGenRegister> &Regs,
76 assert(Registers.size() <= 0xffff && "Too many regs to fit in tables");
183 const CodeGenRegister::Vec &Regs = RC.getMembers();
184 if (Regs.empty())
189 OS << " {" << (*Regs.begin())->getWeight(RegBank)
321 raw_ostream &OS, const std::deque<CodeGenRegister> &Regs, bool isCtor) {
328 for (auto &RE : Regs) {
347 std::string Namespace = Regs.front().TheDef->getValueAsString("Namespace");
395 for (auto &RE : Regs) {
444 raw_ostream &OS, const std::deque<CodeGenRegister> &Regs, bool isCtor) {
448 for (auto &RE : Regs) {
457 std::string Namespace = Regs.front().TheDef->getValueAsString("Namespace");
790 const auto &Regs = RegBank.getRegisters();
799 SmallVector<DiffVec, 4> SubRegLists(Regs.size());
800 SmallVector<DiffVec, 4> SuperRegLists(Regs.size());
801 SmallVector<DiffVec, 4> RegUnitLists(Regs.size());
802 SmallVector<unsigned, 4> RegUnitInitScale(Regs.size());
806 SmallVector<MaskVec, 4> RegUnitLaneMasks(Regs.size());
812 SmallVector<SubRegIdxVec, 4> SubRegIdxLists(Regs.size());
818 for (auto I = Regs.begin(), E = Regs.end(); I != E; ++I, ++i) {
853 if (I != Regs.begin() &&
856 if (std::next(I) != Regs.end() &&
925 for (const auto &Reg : Regs) {
1016 EmitRegMappingTables(OS, Regs, false);
1023 for (const auto &RE : Regs) {
1041 << Regs.size() + 1 << ", RA, PC, " << TargetName << "MCRegisterClasses, "
1050 EmitRegMapping(OS, Regs, false);
1325 const auto &Regs = RegBank.getRegisters();
1326 for (const auto &Reg : Regs) {
1390 EmitRegMappingTables(OS, Regs, true);
1399 << " InitMCRegisterInfo(" << TargetName << "RegDesc, " << Regs.size() + 1
1413 EmitRegMapping(OS, Regs, true);
1423 const SetTheory::RecVec *Regs = RegBank.getSets().expand(CSRSet);
1424 assert(Regs && "Cannot expand CalleeSavedRegs instance");
1429 for (unsigned r = 0, re = Regs->size(); r != re; ++r)
1430 OS << getQualifiedName((*Regs)[r]) << ", ";
1434 BitVector Covered = RegBank.computeCoveredRegisters(*Regs);