Home | History | Annotate | Download | only in arm

Lines Matching refs:Operand

447 // Class Operand represents a shifter operand in data processing instructions
448 class Operand BASE_EMBEDDED {
451 INLINE(explicit Operand(int32_t immediate,
453 INLINE(static Operand Zero()) {
454 return Operand(static_cast<int32_t>(0));
456 INLINE(explicit Operand(const ExternalReference& f));
457 explicit Operand(Handle<Object> handle);
458 INLINE(explicit Operand(Smi* value));
461 INLINE(explicit Operand(Register rm));
464 explicit Operand(Register rm, ShiftOp shift_op, int shift_imm);
465 INLINE(static Operand SmiUntag(Register rm)) {
466 return Operand(rm, ASR, kSmiTagSize);
468 INLINE(static Operand PointerOffsetFromSmiKey(Register key)) {
470 return Operand(key, LSL, kPointerSizeLog2 - kSmiTagSize);
472 INLINE(static Operand DoubleOffsetFromSmiKey(Register key)) {
474 return Operand(key, LSL, kDoubleSizeLog2 - kSmiTagSize);
478 explicit Operand(Register rm, ShiftOp shift_op, Register rs);
480 // Return true if this is a register operand.
484 // instruction for this particular operand. This can be a single instruction,
488 // the instruction this operand is used for is a MOV or MVN instruction the
518 // Class MemOperand represents a memory operand in load and store instructions
575 // Class NeonMemOperand represents a memory operand in load and
759 void and_(Register dst, Register src1, const Operand& src2,
762 void eor(Register dst, Register src1, const Operand& src2,
765 void sub(Register dst, Register src1, const Operand& src2,
769 sub(dst, src1, Operand(src2), s, cond);
772 void rsb(Register dst, Register src1, const Operand& src2,
775 void add(Register dst, Register src1, const Operand& src2,
779 add(dst, src1, Operand(src2), s, cond);
782 void adc(Register dst, Register src1, const Operand& src2,
785 void sbc(Register dst, Register src1, const Operand& src2,
788 void rsc(Register dst, Register src1, const Operand& src2,
791 void tst(Register src1, const Operand& src2, Condition cond = al);
793 tst(src1, Operand(src2), cond);
796 void teq(Register src1, const Operand& src2, Condition cond = al);
798 void cmp(Register src1, const Operand& src2, Condition cond = al);
800 cmp(src1, Operand(src2), cond);
804 void cmn(Register src1, const Operand& src2, Condition cond = al);
806 void orr(Register dst, Register src1, const Operand& src2,
810 orr(dst, src1, Operand(src2), s, cond);
813 void mov(Register dst, const Operand& src,
816 mov(dst, Operand(src), s, cond);
828 void bic(Register dst, Register src1, const Operand& src2,
831 void mvn(Register dst, const Operand& src,
836 void asr(Register dst, Register src1, const Operand& src2, SBit s = LeaveCC,
839 mov(dst, Operand(src1, ASR, src2.rm()), s, cond);
841 mov(dst, Operand(src1, ASR, src2.immediate()), s, cond);
845 void lsl(Register dst, Register src1, const Operand& src2, SBit s = LeaveCC,
848 mov(dst, Operand(src1, LSL, src2.rm()), s, cond);
850 mov(dst, Operand(src1, LSL, src2.immediate()), s, cond);
854 void lsr(Register dst, Register src1, const Operand& src2, SBit s = LeaveCC,
857 mov(dst, Operand(src1, LSR, src2.rm()), s, cond);
859 mov(dst, Operand(src1, LSR, src2.immediate()), s, cond);
917 void usat(Register dst, int satpos, const Operand& src, Condition cond = al);
932 void pkhbt(Register dst, Register src1, const Operand& src2,
935 void pkhtb(Register dst, Register src1, const Operand& src2,
956 void msr(SRegisterFieldMask fields, const Operand& src, Condition cond = al);
1265 add(sp, sp, Operand(kPointerSize));
1594 const Operand& x,
1598 void addrmod1(Instr instr, Register rn, Register rd, const Operand& x);