Home | History | Annotate | Download | only in x64

Lines Matching refs:IsRegister

239     if (instr->Output()->IsRegister()) { \
250 if (instr->InputAt(0)->IsRegister()) { \
256 if (instr->InputAt(1)->IsRegister()) { \
268 if (instr->InputAt(0)->IsRegister()) { \
276 if (instr->InputAt(1)->IsRegister()) { \
288 if (instr->Output()->IsRegister()) { \
294 if (instr->Output()->IsRegister()) { \
307 } else if (instr->InputAt(0)->IsRegister()) { \
355 if (instr->InputAt(3)->IsRegister()) { \
408 if (instr->InputAt(3)->IsRegister()) { \
463 if (instr->InputAt(3)->IsRegister()) { \
516 if (instr->InputAt(3)->IsRegister()) { \
566 if (instr->InputAt(4)->IsRegister()) { \
780 if (instr->InputAt(1)->IsRegister()) {
787 if (instr->InputAt(1)->IsRegister()) {
858 if (instr->InputAt(0)->IsRegister()) {
865 if (instr->InputAt(0)->IsRegister()) {
872 if (instr->InputAt(0)->IsRegister()) {
879 if (instr->InputAt(0)->IsRegister()) {
886 if (instr->InputAt(0)->IsRegister()) {
893 if (instr->InputAt(0)->IsRegister()) {
1194 if (instr->InputAt(0)->IsRegister()) {
1201 if (instr->InputAt(0)->IsRegister()) {
1208 if (instr->InputAt(0)->IsRegister()) {
1215 if (instr->InputAt(0)->IsRegister()) {
1224 if (instr->InputAt(0)->IsRegister()) {
1233 if (instr->InputAt(0)->IsRegister()) {
1255 if (instr->InputAt(1)->IsRegister()) {
1262 if (instr->InputAt(1)->IsRegister()) {
1269 if (instr->InputAt(0)->IsRegister()) {
1430 if (instr->InputAt(0)->IsRegister()) {
1498 if (instr->InputAt(0)->IsRegister()) {
1505 if (instr->InputAt(0)->IsRegister()) {
1559 if (instr->InputAt(0)->IsRegister()) {
1926 if (source->IsRegister()) {
1927 DCHECK(destination->IsRegister() || destination->IsStackSlot());
1929 if (destination->IsRegister()) {
1935 DCHECK(destination->IsRegister() || destination->IsStackSlot());
1937 if (destination->IsRegister()) {
1951 if (destination->IsRegister() || destination->IsStackSlot()) {
1952 Register dst = destination->IsRegister() ? g.ToRegister(destination)
2047 if (source->IsRegister() && destination->IsRegister()) {
2054 } else if (source->IsRegister() && destination->IsStackSlot()) {