Lines Matching full:first_reg
472 unsigned first_reg, unsigned last_reg)478 VIXL_ASSERT(last_reg >= first_reg);480 list_ &= ~((UINT64_C(1) << first_reg) - 1);