HomeSort by relevance Sort by last modified time
    Searched defs:HDMI_VFRMT_MAX (Results 1 - 7 of 7) sorted by null

  /hardware/qcom/msm8x26/kernel-headers/video/
msm_hdmi_modes.h 162 #define HDMI_VFRMT_MAX (VESA_DMT_VFRMT_END + 1)
197 #define MSM_HDMI_MODES_INIT_TIMINGS(__lut) do { unsigned int i; for (i = 0; i < HDMI_VFRMT_MAX; i++) { struct msm_hdmi_mode_timing_info mode = VFRMT_NOT_SUPPORTED(i); (__lut)[i] = mode; } } while (0)
  /hardware/qcom/msm8x84/kernel-headers/video/
msm_hdmi_modes.h 162 #define HDMI_VFRMT_MAX (VESA_DMT_VFRMT_END + 1)
197 #define MSM_HDMI_MODES_INIT_TIMINGS(__lut) do { unsigned int i; for (i = 0; i < HDMI_VFRMT_MAX; i++) { struct msm_hdmi_mode_timing_info mode = VFRMT_NOT_SUPPORTED(i); (__lut)[i] = mode; } } while (0)
  /hardware/qcom/msm8x84/original-kernel-headers/video/
msm_hdmi_modes.h 129 #define HDMI_VFRMT_MAX (VESA_DMT_VFRMT_END + 1)
217 for (i = 0; i < HDMI_VFRMT_MAX; i++) { \
  /hardware/qcom/msm8994/kernel-headers/video/
msm_hdmi_modes.h 222 #define HDMI_VFRMT_MAX (RESERVE_VFRMT_END + 1)
271 #define MSM_HDMI_MODES_INIT_TIMINGS(__lut) do { unsigned int i; for (i = 0; i < HDMI_VFRMT_MAX; i++) { struct msm_hdmi_mode_timing_info mode = VFRMT_NOT_SUPPORTED(i); (__lut)[i] = mode; } } while (0)
  /hardware/qcom/msm8994/original-kernel-headers/video/
msm_hdmi_modes.h 197 #define HDMI_VFRMT_MAX (RESERVE_VFRMT_END + 1)
320 for (i = 0; i < HDMI_VFRMT_MAX; i++) { \
  /hardware/qcom/msm8996/kernel-headers/video/
msm_hdmi_modes.h 284 #define HDMI_VFRMT_MAX (RESERVE_VFRMT_END + 1)
350 #define MSM_HDMI_MODES_INIT_TIMINGS(__lut) do { unsigned int i; for(i = 0; i < HDMI_VFRMT_MAX; i ++) { struct msm_hdmi_mode_timing_info mode = VFRMT_NOT_SUPPORTED(i); (__lut)[i] = mode; } \
  /hardware/qcom/msm8996/original-kernel-headers/video/
msm_hdmi_modes.h 249 #define HDMI_VFRMT_MAX (RESERVE_VFRMT_END + 1)
437 for (i = 0; i < HDMI_VFRMT_MAX; i++) { \

Completed in 1593 milliseconds