HomeSort by relevance Sort by last modified time
    Searched refs:GPR4AlignEncode (Results 1 - 3 of 3) sorted by null

  /external/mesa3d/src/gallium/drivers/radeon/
AMDGPUCodeEmitter.h 24 virtual unsigned GPR4AlignEncode(const MachineInstr &MI,
  /external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/
AMDGPUMCCodeEmitter.h 36 virtual unsigned GPR4AlignEncode(const MCInst &MI, unsigned OpNo,
SIMCCodeEmitter.cpp 90 /// GPR4AlignEncode - Encoding for when 4 consectuive registers are used
91 virtual unsigned GPR4AlignEncode(const MCInst &MI, unsigned OpNo,
173 unsigned SIMCCodeEmitter::GPR4AlignEncode(const MCInst &MI,

Completed in 92 milliseconds