OpenGrok
Home
Sort by relevance
Sort by last modified time
Full Search
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:Intel
(Results
1 - 25
of
297
) sorted by null
1
2
3
4
5
6
7
8
9
10
11
>>
/device/asus/fugu/
mfx_omxil_core.conf
1
OMX.
Intel
.sw_vd.h265 : libmfx_omx_components_sw.so
2
OMX.
Intel
.sw_vd.h265.secure_L3 : libmfx_omx_components_sw.s
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/
k1om-inval.l
2
Fatal error:
Intel
K1OM is 64bit only
l1om-inval.l
2
Fatal error:
Intel
L1OM is 64bit only
intel-expr.d
2
#name: x86
Intel
expressions
invpcid-intel.d
3
#name: i386 INVPCID insns (
Intel
disassembly)
pcommit-intel.d
3
#name: i386 PCOMMIT insns (
Intel
disassembly)
x86-64-invpcid-intel.d
3
#name: x86-64 INVPCID insns (
Intel
disassembly)
x86-64-pcommit-intel.d
3
#name: x86_64 PCOMMIT insns (
Intel
disassembly)
ept-intel.d
2
#name: i386 EPT (
Intel
disassembly)
rdrnd-intel.d
2
#name: i386 RdRnd (
Intel
disassembly)
rdseed-intel.d
2
#name: i386 RdSeed (
Intel
disassembly)
x86-64-cbw-intel.d
3
#name: x86-64 CBW/CWD & Co (
Intel
disassembly)
x86-64-clflushopt-intel.d
3
#name: x86_64 CLFLUSHOPT insns (
Intel
disassembly)
x86-64-clwb-intel.d
3
#name: x86_64 CLWB insns (
Intel
disassembly)
x86-64-prefetchwt1-intel.d
3
#name: x86_64 PREFETCHWT1 insns (
Intel
disassembly)
x86-64-rip-intel.d
3
#name: x86-64 rip addressing (
Intel
mode)
x86-64-xsavec-intel.d
3
#name: x86_64 XSAVEC insns (
Intel
disassembly)
xsavec-intel.d
3
#name: i386 XSAVEC insns (
Intel
disassembly)
/device/intel/edison/base_product/
weaved.conf
31
description=
Intel
Edison Board
37
oem_name=
Intel
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i860/
dir-intel03-err.s
0
#
Intel
assembler directives:
3
# in
Intel
syntax mode. Check that we issue an error if in
/external/libpng/contrib/intel/
configure.ac.patch
9
# In order to compile
Intel
SSE optimizations for libpng, please add
13
#
INTEL
16
#
INTEL
SSE (SIMD) support.
18
AC_ARG_ENABLE([
intel
-sse],
19
AS_HELP_STRING([[[--enable-
intel
-sse]]],
20
[Enable
Intel
SSE optimizations: =no/off, yes/on:]
28
[Disable
Intel
SSE optimizations])
33
[Enable
Intel
SSE optimizations]);;
35
AC_MSG_ERROR([--enable-
intel
-sse=${enable_intel_sse}: invalid value])
38
# Add
Intel
specific files to all builds where the host_cpu is Intel ('x86*'
[
all
...]
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
iwmmxt-wldsttbh.d
2
#name:
Intel
(r) Wireless MMX(tm) technology instructions version 1
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ilp32/
x86-64-cbw-intel.d
3
#name: x86-64 (ILP32) CBW/CWD & Co (
Intel
disassembly)
x86-64-rip-intel.d
4
#name: x86-64 (ILP32) rip addressing (
Intel
mode)
/external/valgrind/exp-bbv/tests/amd64-linux/
ll.stdout.exp
15
[2CTwo 3200MHz
Intel
(R) Xeon(TM) Processors, 2048M RAM, 6934.38 Bogomips Total
Completed in 463 milliseconds
1
2
3
4
5
6
7
8
9
10
11
>>