Searched
full:spill (Results
426 -
450 of
583) sorted by null
<<11121314151617181920>>
/prebuilts/python/darwin-x86/2.7.5/lib/python2.7/test/decimaltestdata/ |
remainderNear.decTest | 189 -- with spill...
|
ddRemainderNear.decTest | 330 -- with spill... [412 exercises sticktab loop]
|
dqRemainderNear.decTest | 330 -- with spill... [412 exercises sticktab loop]
|
/prebuilts/python/linux-x86/2.7.5/lib/python2.7/test/decimaltestdata/ |
remainderNear.decTest | 189 -- with spill...
|
/art/runtime/interpreter/mterp/out/ |
mterp_x86.S | 59 sub FrameSize,%esp # Allocate storage for spill, locals & outs 152 /* Spill offsets relative to %esp */ 355 /* Spill callee save regs */ [all...] |
/external/llvm/docs/ |
CodeGenerator.rst | 135 target. This phase introduces spill code and eliminates all virtual register 140 LLVM alloca's and spill slots), the prolog and epilog code for the function 146 machine code can go here, such as spill code scheduling and peephole 300 entry to the first location where function data (local variables, spill [all...] |
/external/llvm/lib/CodeGen/ |
MachineVerifier.cpp | [all...] |
TargetLoweringBase.cpp | [all...] |
Passes.cpp | 618 // which merges spill slots.
|
/external/llvm/lib/Target/X86/ |
README-SSE.txt | 269 The basic idea is that a reload from a spill slot, can, if only one 4-byte 489 At that point we don't know, whether there will be vector spill, or not.
|
/external/llvm/test/CodeGen/AArch64/ |
aarch64-deferred-spilling.ll | 4 ; Check that we do not end up with useless spill code. 10 ; REGULAR: str w21, [sp, #[[OFFSET:[0-9]+]]] // 4-byte Folded Spill [all...] |
/external/mesa3d/src/mesa/drivers/dri/i965/ |
brw_fs.cpp | 1027 * allocate and spill (due to contiguousness requirements for some [all...] |
/external/icu/android_icu4j/src/main/java/android/icu/impl/coll/ |
CollationFastLatin.java | 153 * plus the offset the tertiary bits does not spill over into the case bits. [all...] |
/external/icu/icu4j/main/classes/collate/src/com/ibm/icu/impl/coll/ |
CollationFastLatin.java | 149 * plus the offset the tertiary bits does not spill over into the case bits. [all...] |
/external/llvm/include/llvm/CodeGen/ |
LiveInterval.h | 538 /// span instructions. It doesn't pay to spill such a range.
|
/external/llvm/test/CodeGen/Thumb/ |
thumb-shrink-wrapping.ll | 12 ; Otherwise, we may have spill right in the entry block, defeating
|
/external/v8/src/ |
objects-debug.cc | [all...] |
/external/valgrind/VEX/priv/ |
host_arm_defs.h | 614 generate spill/reload of 128-bit registers since current register [all...] |
/external/valgrind/memcheck/docs/ |
mc-tech-docs.xml | 623 The register allocator is so good at minimising spill code 720 <para>24 spill words, for when the register allocator can't [all...] |
/frameworks/base/packages/SettingsLib/res/values-nb/ |
strings.xml | 111 <string name="tts_play_example_summary" msgid="8029071615047894486">"Spill en kort demonstrasjon av talesyntesen"</string> [all...] |
/packages/apps/Gallery2/res/values-nb/ |
strings.xml | [all...] |
/prebuilts/gdb/darwin-x86/lib/python2.7/test/decimaltestdata/ |
ddRemainderNear.decTest | 330 -- with spill... [412 exercises sticktab loop]
|
dqRemainderNear.decTest | 330 -- with spill... [412 exercises sticktab loop]
|
/prebuilts/gdb/linux-x86/lib/python2.7/test/decimaltestdata/ |
ddRemainderNear.decTest | 330 -- with spill... [412 exercises sticktab loop]
|
dqRemainderNear.decTest | 330 -- with spill... [412 exercises sticktab loop]
|
Completed in 1183 milliseconds
<<11121314151617181920>>