| /prebuilts/ndk/current/platforms/android-18/arch-mips/usr/include/machine/ |
| asm.h | 48 #define _MIPS_ISA_MIPS32 32 /* MIPS32 */
|
| /prebuilts/ndk/current/platforms/android-19/arch-mips/usr/include/machine/ |
| asm.h | 48 #define _MIPS_ISA_MIPS32 32 /* MIPS32 */
|
| /prebuilts/ndk/current/platforms/android-21/arch-mips/usr/include/machine/ |
| elf_machdep.h | 144 #define EF_MIPS_ARCH_32 0x50000000 /* -mips32 code */
|
| /prebuilts/ndk/current/platforms/android-21/arch-mips64/usr/include/machine/ |
| elf_machdep.h | 143 #define EF_MIPS_ARCH_32 0x50000000 /* -mips32 code */
|
| /prebuilts/ndk/current/platforms/android-23/arch-mips/usr/include/machine/ |
| elf_machdep.h | 144 #define EF_MIPS_ARCH_32 0x50000000 /* -mips32 code */
|
| /prebuilts/ndk/current/platforms/android-23/arch-mips64/usr/include/machine/ |
| elf_machdep.h | 143 #define EF_MIPS_ARCH_32 0x50000000 /* -mips32 code */
|
| /prebuilts/ndk/current/platforms/android-24/arch-mips/usr/include/machine/ |
| elf_machdep.h | 144 #define EF_MIPS_ARCH_32 0x50000000 /* -mips32 code */
|
| /prebuilts/ndk/current/platforms/android-24/arch-mips64/usr/include/machine/ |
| elf_machdep.h | 143 #define EF_MIPS_ARCH_32 0x50000000 /* -mips32 code */
|
| /prebuilts/ndk/current/platforms/android-9/arch-mips/usr/include/machine/ |
| asm.h | 48 #define _MIPS_ISA_MIPS32 32 /* MIPS32 */
|
| /toolchain/binutils/binutils-2.25/gas/doc/ |
| c-mips.texi | 16 different MIPS processors, and MIPS ISA levels I through V, MIPS32,
83 @itemx -mips32
97 @samp{-mips5}, @samp{-mips32}, @samp{-mips32r2}, @samp{-mips32r3},
100 generic MIPS V, MIPS32, MIPS32 Release 2, MIPS32 Release 3, MIPS32
101 Release 5, MIPS32 Release 6, MIPS64, and MIPS64 Release 2, MIPS64
163 Enables the SmartMIPS extensions to the MIPS32 instruction set, which
[all...] |
| /external/valgrind/coregrind/ |
| Makefile.am | 368 m_dispatch/dispatch-mips32-linux.S \
390 m_gdbserver/valgrind-low-mips32.c \
415 m_sigframe/sigframe-mips32-linux.c \
429 m_syswrap/syscall-mips32-linux.S \
449 m_syswrap/syswrap-mips32-linux.c \
|
| /toolchain/binutils/binutils-2.25/gas/testsuite/ |
| ChangeLog-2011 | 58 * gas/mips/mips32-mt.d: Add pause instruction encoding to the end.
61 * gas/mips/mips32-mt.s: Add pause instruction to the end.
165 * gas/mips/mips32-sf32.l: Likewise.
487 * gas/mips/micromips@mips32-cp2.d: Likewise.
488 * gas/mips/micromips@mips32-imm.d: Likewise.
489 * gas/mips/micromips@mips32-sf32.d: Likewise.
490 * gas/mips/micromips@mips32.d: Likewise.
514 * gas/mips/mips32-imm.d: Likewise.
529 * gas/mips/mips32.d: Update immediates.
530 * gas/mips/micromips@mips32-cp2.s: New test source
[all...] |
| /external/v8/src/mips/ |
| constants-mips.h | 36 // can run on any MIPS32 architecture revision. The dynamically generated code
116 // simulate MIPS32 instructions.
118 // See: MIPS32 Architecture For Programmers
119 // Volume II: The MIPS32 Instruction Set
327 // MIPS32 Architecture For Programmers, Volume II: The MIPS32 Instruction Set.
[all...] |
| /bionic/libc/arch-mips/bionic/ |
| setjmp.S | 138 #define SC_MASK_OFFSET (4*4) /* 16 bytes, mips32/mips64 version of sigset_t */
141 /* Registers that are 4-byte on mips32 o32, and 8-byte on mips64 n64 abi */
|
| /external/llvm/test/CodeGen/Mips/ |
| divrem.ll | 1 ; RUN: llc -march=mips -mcpu=mips32 -verify-machineinstrs < %s | FileCheck %s -check-prefix=ALL -check-prefix=ACC32 -check-prefix=ACC32-TRAP
8 ; RUN: llc -march=mips -mcpu=mips32 -mno-check-zero-division < %s | FileCheck %s -check-prefix=ALL -check-prefix=ACC32 -check-prefix=NOCHECK
|
| fpxx.ll | 1 ; RUN: llc -march=mipsel -mcpu=mips32 < %s | FileCheck %s -check-prefix=ALL -check-prefix=32-NOFPXX
2 ; RUN: llc -march=mipsel -mcpu=mips32 -mattr=fpxx < %s | FileCheck %s -check-prefix=ALL -check-prefix=32-FPXX
|
| madd-msub.ll | 1 ; RUN: llc -march=mips -mcpu=mips32 < %s | FileCheck %s -check-prefix=ALL -check-prefix=32
4 ; RUN: llc -march=mips -mcpu=mips32 -mattr=dsp < %s | FileCheck %s -check-prefix=DSP
|
| /external/llvm/test/MC/Mips/ |
| expansion-jal-sym-pic.s | 1 # RUN: llvm-mc %s -arch=mips -mcpu=mips32 -show-encoding |\
10 # RUN: llvm-mc %s -arch=mips -mcpu=mips32 -mattr=micromips -show-encoding |\
|
| module-directive-bad.s | 52 .set mips32
100 .set arch=mips32
|
| /external/skia/tools/ |
| buildbot_spec.py | 57 'Mips': 'mips32',
59 'MipsDSP2': 'mips32',
|
| /external/valgrind/coregrind/m_sigframe/ |
| sigframe-mips32-linux.c | 4 /*--- sigframe-mips32-linux.c ---*/
351 /*--- end sigframe-mips32-linux.c ---*/
|
| /art/compiler/ |
| elf_builder.h | 418 // adjust for mips32 values
432 // Set the fp_abi to MIPS_ABI_FP_64A for mips32 with 64-bit FPUs (ie: mips32 R5 and R6).
438 // mips32 and mips64 ART. Therefore we are not setting the MIPS_AFL_FLAGS1_ODDSPREG bit.
[all...] |
| /bionic/tests/ |
| stdatomic_test.cpp | 72 // atomic_intmax_t(size = 64) is not lock free on mips32.
|
| /external/llvm/test/CodeGen/Mips/Fast-ISel/ |
| shftopm.ll | 4 ; RUN: -fast-isel-abort=1 -mcpu=mips32 < %s | FileCheck %s
|
| /external/llvm/test/CodeGen/Mips/llvm-ir/ |
| add.ll | 3 ; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s \
|
