HomeSort by relevance Sort by last modified time
    Searched full:mips32 (Results 76 - 100 of 557) sorted by null

1 2 34 5 6 7 8 91011>>

  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/
mips32.s 1 # source file to test assembly of mips32 instructions
50 # For a while break for the mips32 ISA interpreted a single argument
  /external/libvpx/
generate_config.sh 157 gen_config_files mips32 "--target=mips32-linux-gcc --disable-dspr2 ${all_platforms}"
158 gen_config_files mips32-dspr2 "--target=mips32-linux-gcc --enable-dspr2 ${all_platforms}"
172 lint_config mips32
173 lint_config mips32-dspr2
188 gen_rtcd_header mips32 mips32
189 gen_rtcd_header mips32-dspr2 mips32
    [all...]
  /external/valgrind/
README.mips 4 - MIPS32 and MIPS64 platforms are currently supported.
6 - MIPS DSP ASE on MIPS32 platforms is supported.
15 CFLAGS="-mips32r2", CFLAGS="-mips32" or CFLAGS="-mips64" or
37 * --build=mips-linux is needed if you want to build it for MIPS32 on 64-bit
40 * If you are compiling Valgrind for mips32 with gcc version older then
  /external/llvm/test/MC/Mips/
mips_abi_flags_xx_set.s 1 # RUN: llvm-mc %s -arch=mips -mcpu=mips32 | \
4 # RUN: llvm-mc %s -arch=mips -mcpu=mips32 -filetype=obj -o - | \
30 # CHECK-OBJ-NEXT: ISA: {{MIPS32$}}
cfi.s 1 # RUN: llvm-mc %s -triple=mips-unknown-unknown -show-encoding -mcpu=mips32 | \
cprestore-bad.s 1 # RUN: not llvm-mc %s -arch=mips -mcpu=mips32 -relocation-model=pic 2>%t1
micromips-alias.s 1 # RUN: llvm-mc -filetype=obj -triple mipsel-unknown-linux -mcpu=mips32 %s -o - \
mips_abi_flags_xx.s 1 # RUN: llvm-mc %s -arch=mips -mcpu=mips32 | \
4 # RUN: llvm-mc %s -arch=mips -mcpu=mips32 -filetype=obj -o - | \
8 # RUN: llvm-mc /dev/null -arch=mips -mcpu=mips32 -mattr=fpxx -filetype=obj -o - | \
37 # CHECK-OBJ-R1-NEXT: ISA: {{MIPS32$}}
nooddspreg-error.s 1 # RUN: not llvm-mc %s -arch=mips -mcpu=mips32 -mattr=+fp64 2> %t0 | \
set-at-noat-bad-syntax.s 1 # RUN: not llvm-mc %s -triple=mips-unknown-unknown -mcpu=mips32 2>%t1
set-oddspreg-nooddspreg-error.s 1 # RUN: not llvm-mc %s -triple=mips-unknown-linux -mcpu=mips32 -mattr=+nooddspreg 2>%t1
set-softfloat-hardfloat-bad.s 1 # RUN: not llvm-mc %s -triple=mips-unknown-linux -mcpu=mips32 -mattr=+soft-float 2>%t1
update-module-level-options.s 1 # RUN: not llvm-mc %s -arch=mips -mcpu=mips32 -mattr=+fp64,-nooddspreg 2>&1 | \
  /device/generic/mips/
BoardConfig.mk 10 TARGET_ARCH_VARIANT := mips32-fp
  /external/kernel-headers/original/uapi/asm-mips/asm/
resource.h 26 * but we keep the old value on MIPS32,
sgidefs.h 24 * With the introduction of MIPS32 / MIPS64 instruction sets definitions
  /external/libvpx/config/mips32/
vpx_config.c 9 static const char* const cfg = "--target=mips32-linux-gcc --disable-dspr2 --enable-external-build --enable-realtime-only --enable-pic --disable-runtime-cpu-detect";
  /external/libvpx/config/mips32-dspr2/
vpx_config.c 9 static const char* const cfg = "--target=mips32-linux-gcc --enable-dspr2 --enable-external-build --enable-realtime-only --enable-pic --disable-runtime-cpu-detect";
  /external/llvm/test/CodeGen/Mips/Fast-ISel/
constexpr-address.ll 1 ; RUN: llc -march=mipsel -mcpu=mips32 -relocation-model=pic \
mul1.ll 1 ; RUN: llc < %s -march=mipsel -mcpu=mips32 -O0 -relocation-model=pic
simplestore.ll 3 ; RUN: llc -march=mipsel -relocation-model=pic -O0 -fast-isel-abort=1 -mcpu=mips32 \
  /external/llvm/test/CodeGen/Mips/
insn-zero-size-bb.ll 1 ; RUN: llc < %s -march=mips -mcpu=mips32 | FileCheck %s
mips16_32_1.ll 2 ; RUN: llc -march=mipsel -mcpu=mips32 -relocation-model=pic -O3 < %s -mips-mixed-16-32 | FileCheck %s
  /external/llvm/test/CodeGen/Mips/msa/
elm_insv.ll 5 ; RUN: FileCheck %s -check-prefix=MIPS-ANY -check-prefix=MIPS32
7 ; RUN: FileCheck %s -check-prefix=MIPS-ANY -check-prefix=MIPS32
95 ; MIPS32-DAG: lw [[R1:\$[0-9]+]], 0(
96 ; MIPS32-DAG: lw [[R2:\$[0-9]+]], 4(
98 ; MIPS32-DAG: ld.w [[R3:\$w[0-9]+]],
100 ; MIPS32-DAG: insert.w [[R3]][2], [[R1]]
101 ; MIPS32-DAG: insert.w [[R3]][3], [[R2]]
103 ; MIPS32-DAG: st.w [[R3]],
123 ; MIPS32-DAG: lw [[R1:\$[0-9]+]], %got(llvm_mips_insve_b_ARG1)(
124 ; MIPS32-DAG: lw [[R2:\$[0-9]+]], %got(llvm_mips_insve_b_ARG3)
    [all...]
  /external/llvm/test/MC/Disassembler/Mips/msa/
test_vec.txt 1 # RUN: llvm-mc --disassemble %s -triple=mips-unknown-linux -mcpu=mips32 -mattr=+msa | FileCheck %s

Completed in 538 milliseconds

1 2 34 5 6 7 8 91011>>