HomeSort by relevance Sort by last modified time
    Searched full:relocation (Results 426 - 450 of 3418) sorted by null

<<11121314151617181920>>

  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-x86-64/
pr13082-5a.d 7 Relocation section '.rela.dyn' at offset 0x[0-9a-f]+ contains 1 entries:
11 Relocation section '.rela.plt' at offset 0x[0-9a-f]+ contains 1 entries:
pr13082-5b.d 7 Relocation section '.rela.dyn' at offset 0x[0-9a-f]+ contains 1 entries:
11 Relocation section '.rela.plt' at offset 0x[0-9a-f]+ contains 1 entries:
pr13082-6a.d 7 Relocation section '.rela.dyn' at offset 0x[0-9a-f]+ contains 1 entries:
11 Relocation section '.rela.plt' at offset 0x[0-9a-f]+ contains 1 entries:
pr13082-6b.d 7 Relocation section '.rela.dyn' at offset 0x[0-9a-f]+ contains 1 entries:
11 Relocation section '.rela.plt' at offset 0x[0-9a-f]+ contains 1 entries:
  /external/llvm/lib/Target/Mips/MCTargetDesc/
MipsMCCodeEmitter.h 65 // target operand. If the machine operand requires relocation,
66 // record the relocation and return zero.
72 // target operand. If the machine operand requires relocation,
73 // record the relocation and return zero.
99 // target operand. If the machine operand requires relocation,
100 // record the relocation and return zero.
106 // target operand. If the machine operand requires relocation,
107 // record the relocation and return zero.
113 // 10-bit branch target operand. If the machine operand requires relocation,
114 // record the relocation and return zero
    [all...]
  /external/llvm/lib/Target/PowerPC/MCTargetDesc/
PPCFixupKinds.h 20 // fixup_ppc_br24 - 24-bit PC relative relocation for direct branches like 'b'
24 /// fixup_ppc_brcond14 - 14-bit PC relative relocation for conditional
28 /// fixup_ppc_br24abs - 24-bit absolute relocation for direct branches
32 /// fixup_ppc_brcond14abs - 14-bit absolute relocation for conditional
  /external/llvm/test/CodeGen/ARM/
hidden-vis-2.ll 1 ; RUN: llc < %s -relocation-model=dynamic-no-pic -mtriple=arm-apple-darwin | FileCheck %s
  /external/llvm/test/CodeGen/Generic/
fastcall.ll 2 ; RUN: llc < %s -relocation-model=pic
  /external/llvm/test/CodeGen/Mips/
interrupt-attr-64-error.ll 1 ; RUN: not llc -mcpu=mips64r6 -march=mipsel -relocation-model=static < %s 2>%t
micromips-rdhwr-directives.ll 1 ; RUN: llc -march=mipsel -mcpu=mips32 -relocation-model=static < %s \
rdhwr-directives.ll 1 ; RUN: llc -march=mipsel -mcpu=mips32 -relocation-model=static < %s | FileCheck %s
small-section-reserve-gp.ll 1 ; RUN: llc -mtriple=mipsel-sde-elf -march=mipsel -relocation-model=static -mattr=+noabicalls -mgpopt < %s \
trap1.ll 1 ; RUN: llc -mtriple=mipsel-linux-gnu -march=mipsel -mattr=mips16 -relocation-model=pic < %s | FileCheck %s -check-prefix=pic
  /external/llvm/test/CodeGen/SPARC/
2009-08-28-PIC.ll 1 ; RUN: llc -march=sparc --relocation-model=pic < %s | FileCheck %s --check-prefix=V8
2 ; RUN: llc -march=sparcv9 --relocation-model=pic < %s | FileCheck %s --check-prefix=V9
3 ; RUN: llc -march=sparc --relocation-model=pic < %s -O0 | FileCheck %s --check-prefix=V8UNOPT
4 ; RUN: llc -march=sparcv9 --relocation-model=pic < %s -O0 | FileCheck %s --check-prefix=V9UNOPT
  /external/llvm/test/CodeGen/X86/
2009-04-24.ll 1 ; RUN: llc < %s -march=x86-64 -mtriple=x86_64-linux-gnu -regalloc=fast -optimize-regalloc=0 -relocation-model=pic | FileCheck %s
remat-constant.ll 1 ; RUN: llc < %s -mtriple=x86_64-linux -relocation-model=static | grep xmm | count 2
x86-64-pic-5.ll 1 ; RUN: llc < %s -mtriple=x86_64-pc-linux -relocation-model=pic -o %t1
x86-64-pic-6.ll 1 ; RUN: llc < %s -mtriple=x86_64-pc-linux -relocation-model=pic -o %t1
  /external/llvm/test/ExecutionEngine/MCJIT/
cross-module-sm-pic-a.ll 1 ; RUN: %lli -extra-module=%p/Inputs/cross-module-b.ll -relocation-model=pic -code-model=small %s > /dev/null
multi-module-sm-pic-a.ll 1 ; RUN: %lli -extra-module=%p/Inputs/multi-module-b.ll -extra-module=%p/Inputs/multi-module-c.ll -relocation-model=pic -code-model=small %s > /dev/null
  /external/llvm/test/ExecutionEngine/OrcMCJIT/
cross-module-sm-pic-a.ll 1 ; RUN: %lli -jit-kind=orc-mcjit -extra-module=%p/Inputs/cross-module-b.ll -relocation-model=pic -code-model=small %s > /dev/null
  /external/llvm/test/MC/ARM/Windows/
invalid-relocation.s 13 # CHECK: LLVM ERROR: unsupported relocation type: fixup_t2_adr_pcrel_12
  /external/llvm/test/MC/COFF/
secidx.s 3 // check that we produce the correct relocation for .secidx
  /external/llvm/test/MC/ELF/
bad-expr2.s 4 // CHECK: No relocation available to represent this relative expression
  /external/llvm/test/MC/MachO/AArch64/
reloc-errors.s 6 ; CHECK: error: Invalid relocation on conditional branch

Completed in 243 milliseconds

<<11121314151617181920>>