Home	Sort by relevance Sort by last modified time

Full Search Definition Symbol File Path History   | | Help

    Searched full:x200 (Results 276 - 300 of 2065) sorted by null

<<11121314151617181920>>

/cts/tests/tests/os/jni/seccomp-tests/
local-modifications-android-2.diff	44 - BPF_STMT(BPF_RET|BPF_K, SECCOMP_RET_TRACE|0x200), /* restart */ 48 + BPF_STMT(BPF_RET|BPF_K, SECCOMP_RET_TRACE|0x200), 128 ASSERT_EQ(0x200, msg);
/external/bison/lib/
float+.h	49 FLT_EXP_MASK < 0x200 ? 9 : \ 75 DBL_EXP_MASK < 0x200 ? 9 : \ 101 LDBL_EXP_MASK < 0x200 ? 9 : \
/ndk/sources/cxx-stl/gabi++/src/
one_time_construction.cc	87 *gv = guard | 0x200; 99 if ((guard & 0x200) != 0) 111 if ((guard & 0x200) != 0)
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/
x86-64-avx512f.d	44 [ ]*[a-f0-9]+: 62 61 14 50 58 b2 00 02 00 00 vaddps 0x200\(%rdx\)\{1to16\},%zmm29,%zmm30 45 [ ]*[a-f0-9]+: 62 61 14 50 58 72 80 vaddps -0x200\(%rdx\)\{1to16\},%zmm29,%zmm30 68 [ ]*[a-f0-9]+: 62 61 16 07 58 b2 00 02 00 00 vaddss 0x200\(%rdx\),%xmm29,%xmm30\{%k7\} 69 [ ]*[a-f0-9]+: 62 61 16 07 58 72 80 vaddss -0x200\(%rdx\),%xmm29,%xmm30\{%k7\} 83 [ ]*[a-f0-9]+: 62 63 15 50 03 b2 00 02 00 00 7b valignd \$0x7b,0x200\(%rdx\)\{1to16\},%zmm29,%zmm30 84 [ ]*[a-f0-9]+: 62 63 15 50 03 72 80 7b valignd \$0x7b,-0x200\(%rdx\)\{1to16\},%zmm29,%zmm30 111 [ ]*[a-f0-9]+: 62 62 15 50 65 b2 00 02 00 00 vblendmps 0x200\(%rdx\)\{1to16\},%zmm29,%zmm30 112 [ ]*[a-f0-9]+: 62 62 15 50 65 72 80 vblendmps -0x200\(%rdx\)\{1to16\},%zmm29,%zmm30 161 [ ]*[a-f0-9]+: 62 62 7d 48 18 b2 00 02 00 00 vbroadcastss 0x200\(%rdx\),%zmm30 162 [ ]*[a-f0-9]+: 62 62 7d 48 18 72 80 vbroadcastss -0x200\(%rdx\),%zmm3     [all...]
avx512f.d	44 [ ]*[a-f0-9]+: 62 f1 54 58 58 b2 00 02 00 00 vaddps 0x200\(%edx\)\{1to16\},%zmm5,%zmm6 45 [ ]*[a-f0-9]+: 62 f1 54 58 58 72 80 vaddps -0x200\(%edx\)\{1to16\},%zmm5,%zmm6 68 [ ]*[a-f0-9]+: 62 f1 56 0f 58 b2 00 02 00 00 vaddss 0x200\(%edx\),%xmm5,%xmm6\{%k7\} 69 [ ]*[a-f0-9]+: 62 f1 56 0f 58 72 80 vaddss -0x200\(%edx\),%xmm5,%xmm6\{%k7\} 83 [ ]*[a-f0-9]+: 62 f3 55 58 03 b2 00 02 00 00 7b valignd \$0x7b,0x200\(%edx\)\{1to16\},%zmm5,%zmm6 84 [ ]*[a-f0-9]+: 62 f3 55 58 03 72 80 7b valignd \$0x7b,-0x200\(%edx\)\{1to16\},%zmm5,%zmm6 111 [ ]*[a-f0-9]+: 62 f2 55 58 65 b2 00 02 00 00 vblendmps 0x200\(%edx\)\{1to16\},%zmm5,%zmm6 112 [ ]*[a-f0-9]+: 62 f2 55 58 65 72 80 vblendmps -0x200\(%edx\)\{1to16\},%zmm5,%zmm6 161 [ ]*[a-f0-9]+: 62 f2 7d 48 18 b2 00 02 00 00 vbroadcastss 0x200\(%edx\),%zmm6 162 [ ]*[a-f0-9]+: 62 f2 7d 48 18 72 80 vbroadcastss -0x200\(%edx\),%zmm     [all...]
avx512er-intel.d	22 [ ]*[a-f0-9]+: 62 f2 7d 58 c8 b2 00 02 00 00 vexp2ps zmm6,DWORD PTR \[edx\+0x200\]\{1to16\} 23 [ ]*[a-f0-9]+: 62 f2 7d 58 c8 72 80 vexp2ps zmm6,DWORD PTR \[edx-0x200\]\{1to16\} 50 [ ]*[a-f0-9]+: 62 f2 7d 58 ca b2 00 02 00 00 vrcp28ps zmm6,DWORD PTR \[edx\+0x200\]\{1to16\} 51 [ ]*[a-f0-9]+: 62 f2 7d 58 ca 72 80 vrcp28ps zmm6,DWORD PTR \[edx-0x200\]\{1to16\} 74 [ ]*[a-f0-9]+: 62 f2 55 0f cb b2 00 02 00 00 vrcp28ss xmm6\{k7\},xmm5,DWORD PTR \[edx\+0x200\] 75 [ ]*[a-f0-9]+: 62 f2 55 0f cb 72 80 vrcp28ss xmm6\{k7\},xmm5,DWORD PTR \[edx-0x200\] 98 [ ]*[a-f0-9]+: 62 f2 7d 58 cc b2 00 02 00 00 vrsqrt28ps zmm6,DWORD PTR \[edx\+0x200\]\{1to16\} 99 [ ]*[a-f0-9]+: 62 f2 7d 58 cc 72 80 vrsqrt28ps zmm6,DWORD PTR \[edx-0x200\]\{1to16\} 122 [ ]*[a-f0-9]+: 62 f2 55 0f cd b2 00 02 00 00 vrsqrt28ss xmm6\{k7\},xmm5,DWORD PTR \[edx\+0x200\] 123 [ ]*[a-f0-9]+: 62 f2 55 0f cd 72 80 vrsqrt28ss xmm6\{k7\},xmm5,DWORD PTR \[edx-0x200\]     [all...]
avx512er.d	21 [ ]*[a-f0-9]+: 62 f2 7d 58 c8 b2 00 02 00 00 vexp2ps 0x200\(%edx\)\{1to16\},%zmm6 22 [ ]*[a-f0-9]+: 62 f2 7d 58 c8 72 80 vexp2ps -0x200\(%edx\)\{1to16\},%zmm6 49 [ ]*[a-f0-9]+: 62 f2 7d 58 ca b2 00 02 00 00 vrcp28ps 0x200\(%edx\)\{1to16\},%zmm6 50 [ ]*[a-f0-9]+: 62 f2 7d 58 ca 72 80 vrcp28ps -0x200\(%edx\)\{1to16\},%zmm6 73 [ ]*[a-f0-9]+: 62 f2 55 0f cb b2 00 02 00 00 vrcp28ss 0x200\(%edx\),%xmm5,%xmm6\{%k7\} 74 [ ]*[a-f0-9]+: 62 f2 55 0f cb 72 80 vrcp28ss -0x200\(%edx\),%xmm5,%xmm6\{%k7\} 97 [ ]*[a-f0-9]+: 62 f2 7d 58 cc b2 00 02 00 00 vrsqrt28ps 0x200\(%edx\)\{1to16\},%zmm6 98 [ ]*[a-f0-9]+: 62 f2 7d 58 cc 72 80 vrsqrt28ps -0x200\(%edx\)\{1to16\},%zmm6 121 [ ]*[a-f0-9]+: 62 f2 55 0f cd b2 00 02 00 00 vrsqrt28ss 0x200\(%edx\),%xmm5,%xmm6\{%k7\} 122 [ ]*[a-f0-9]+: 62 f2 55 0f cd 72 80 vrsqrt28ss -0x200\(%edx\),%xmm5,%xmm6\{%k7\     [all...]
x86-64-avx512er-intel.d	22 [ ]*[a-f0-9]+: 62 62 7d 58 c8 b2 00 02 00 00 vexp2ps zmm30,DWORD PTR \[rdx\+0x200\]\{1to16\} 23 [ ]*[a-f0-9]+: 62 62 7d 58 c8 72 80 vexp2ps zmm30,DWORD PTR \[rdx-0x200\]\{1to16\} 50 [ ]*[a-f0-9]+: 62 62 7d 58 ca b2 00 02 00 00 vrcp28ps zmm30,DWORD PTR \[rdx\+0x200\]\{1to16\} 51 [ ]*[a-f0-9]+: 62 62 7d 58 ca 72 80 vrcp28ps zmm30,DWORD PTR \[rdx-0x200\]\{1to16\} 74 [ ]*[a-f0-9]+: 62 62 15 07 cb b2 00 02 00 00 vrcp28ss xmm30\{k7\},xmm29,DWORD PTR \[rdx\+0x200\] 75 [ ]*[a-f0-9]+: 62 62 15 07 cb 72 80 vrcp28ss xmm30\{k7\},xmm29,DWORD PTR \[rdx-0x200\] 98 [ ]*[a-f0-9]+: 62 62 7d 58 cc b2 00 02 00 00 vrsqrt28ps zmm30,DWORD PTR \[rdx\+0x200\]\{1to16\} 99 [ ]*[a-f0-9]+: 62 62 7d 58 cc 72 80 vrsqrt28ps zmm30,DWORD PTR \[rdx-0x200\]\{1to16\} 122 [ ]*[a-f0-9]+: 62 62 15 07 cd b2 00 02 00 00 vrsqrt28ss xmm30\{k7\},xmm29,DWORD PTR \[rdx\+0x200\] 123 [ ]*[a-f0-9]+: 62 62 15 07 cd 72 80 vrsqrt28ss xmm30\{k7\},xmm29,DWORD PTR \[rdx-0x200\]     [all...]
x86-64-avx512er.d	21 [ ]*[a-f0-9]+: 62 62 7d 58 c8 b2 00 02 00 00 vexp2ps 0x200\(%rdx\)\{1to16\},%zmm30 22 [ ]*[a-f0-9]+: 62 62 7d 58 c8 72 80 vexp2ps -0x200\(%rdx\)\{1to16\},%zmm30 49 [ ]*[a-f0-9]+: 62 62 7d 58 ca b2 00 02 00 00 vrcp28ps 0x200\(%rdx\)\{1to16\},%zmm30 50 [ ]*[a-f0-9]+: 62 62 7d 58 ca 72 80 vrcp28ps -0x200\(%rdx\)\{1to16\},%zmm30 73 [ ]*[a-f0-9]+: 62 62 15 07 cb b2 00 02 00 00 vrcp28ss 0x200\(%rdx\),%xmm29,%xmm30\{%k7\} 74 [ ]*[a-f0-9]+: 62 62 15 07 cb 72 80 vrcp28ss -0x200\(%rdx\),%xmm29,%xmm30\{%k7\} 97 [ ]*[a-f0-9]+: 62 62 7d 58 cc b2 00 02 00 00 vrsqrt28ps 0x200\(%rdx\)\{1to16\},%zmm30 98 [ ]*[a-f0-9]+: 62 62 7d 58 cc 72 80 vrsqrt28ps -0x200\(%rdx\)\{1to16\},%zmm30 121 [ ]*[a-f0-9]+: 62 62 15 07 cd b2 00 02 00 00 vrsqrt28ss 0x200\(%rdx\),%xmm29,%xmm30\{%k7\} 122 [ ]*[a-f0-9]+: 62 62 15 07 cd 72 80 vrsqrt28ss -0x200\(%rdx\),%xmm29,%xmm30\{%k7\     [all...]
avx512f_vl-intel.d	48 [ ]*[a-f0-9]+:[ ]*62 f1 54 1f 58 b2 00 02 00 00[ ]*vaddps xmm6\{k7\},xmm5,DWORD PTR \[edx\+0x200\]\{1to4\} 49 [ ]*[a-f0-9]+:[ ]*62 f1 54 1f 58 72 80[ ]*vaddps xmm6\{k7\},xmm5,DWORD PTR \[edx-0x200\]\{1to4\} 61 [ ]*[a-f0-9]+:[ ]*62 f1 54 3f 58 b2 00 02 00 00[ ]*vaddps ymm6\{k7\},ymm5,DWORD PTR \[edx\+0x200\]\{1to8\} 62 [ ]*[a-f0-9]+:[ ]*62 f1 54 3f 58 72 80[ ]*vaddps ymm6\{k7\},ymm5,DWORD PTR \[edx-0x200\]\{1to8\} 75 [ ]*[a-f0-9]+:[ ]*62 f3 55 1f 03 b2 00 02 00 00 7b[ ]*valignd xmm6\{k7\},xmm5,DWORD PTR \[edx\+0x200\]\{1to4\},0x7b 76 [ ]*[a-f0-9]+:[ ]*62 f3 55 1f 03 72 80 7b[ ]*valignd xmm6\{k7\},xmm5,DWORD PTR \[edx-0x200\]\{1to4\},0x7b 89 [ ]*[a-f0-9]+:[ ]*62 f3 55 3f 03 b2 00 02 00 00 7b[ ]*valignd ymm6\{k7\},ymm5,DWORD PTR \[edx\+0x200\]\{1to8\},0x7b 90 [ ]*[a-f0-9]+:[ ]*62 f3 55 3f 03 72 80 7b[ ]*valignd ymm6\{k7\},ymm5,DWORD PTR \[edx-0x200\]\{1to8\},0x7b 128 [ ]*[a-f0-9]+:[ ]*62 f2 55 1f 65 b2 00 02 00 00[ ]*vblendmps xmm6\{k7\},xmm5,DWORD PTR \[edx\+0x200\]\{1to4\} 129 [ ]*[a-f0-9]+:[ ]*62 f2 55 1f 65 72 80[ ]*vblendmps xmm6\{k7\},xmm5,DWORD PTR \[edx-0x200\]\{1to4\     [all...]
x86-64-avx512f_vl-intel.d	51 [ ]*[a-f0-9]+:[ ]*62 61 14 10 58 b2 00 02 00 00[ ]*vaddps xmm30,xmm29,DWORD PTR \[rdx\+0x200\]\{1to4\} 52 [ ]*[a-f0-9]+:[ ]*62 61 14 10 58 72 80[ ]*vaddps xmm30,xmm29,DWORD PTR \[rdx-0x200\]\{1to4\} 65 [ ]*[a-f0-9]+:[ ]*62 61 14 30 58 b2 00 02 00 00[ ]*vaddps ymm30,ymm29,DWORD PTR \[rdx\+0x200\]\{1to8\} 66 [ ]*[a-f0-9]+:[ ]*62 61 14 30 58 72 80[ ]*vaddps ymm30,ymm29,DWORD PTR \[rdx-0x200\]\{1to8\} 80 [ ]*[a-f0-9]+:[ ]*62 63 15 10 03 b2 00 02 00 00 7b[ ]*valignd xmm30,xmm29,DWORD PTR \[rdx\+0x200\]\{1to4\},0x7b 81 [ ]*[a-f0-9]+:[ ]*62 63 15 10 03 72 80 7b[ ]*valignd xmm30,xmm29,DWORD PTR \[rdx-0x200\]\{1to4\},0x7b 95 [ ]*[a-f0-9]+:[ ]*62 63 15 30 03 b2 00 02 00 00 7b[ ]*valignd ymm30,ymm29,DWORD PTR \[rdx\+0x200\]\{1to8\},0x7b 96 [ ]*[a-f0-9]+:[ ]*62 63 15 30 03 72 80 7b[ ]*valignd ymm30,ymm29,DWORD PTR \[rdx-0x200\]\{1to8\},0x7b 137 [ ]*[a-f0-9]+:[ ]*62 62 15 10 65 b2 00 02 00 00[ ]*vblendmps xmm30,xmm29,DWORD PTR \[rdx\+0x200\]\{1to4\} 138 [ ]*[a-f0-9]+:[ ]*62 62 15 10 65 72 80[ ]*vblendmps xmm30,xmm29,DWORD PTR \[rdx-0x200\]\{1to4\     [all...]
x86-64-avx512f_vl.d	51 [ ]*[a-f0-9]+:[ ]*62 61 14 10 58 b2 00 02 00 00[ ]*vaddps 0x200\(%rdx\)\{1to4\},%xmm29,%xmm30 52 [ ]*[a-f0-9]+:[ ]*62 61 14 10 58 72 80[ ]*vaddps -0x200\(%rdx\)\{1to4\},%xmm29,%xmm30 65 [ ]*[a-f0-9]+:[ ]*62 61 14 30 58 b2 00 02 00 00[ ]*vaddps 0x200\(%rdx\)\{1to8\},%ymm29,%ymm30 66 [ ]*[a-f0-9]+:[ ]*62 61 14 30 58 72 80[ ]*vaddps -0x200\(%rdx\)\{1to8\},%ymm29,%ymm30 80 [ ]*[a-f0-9]+:[ ]*62 63 15 10 03 b2 00 02 00 00 7b[ ]*valignd \$0x7b,0x200\(%rdx\)\{1to4\},%xmm29,%xmm30 81 [ ]*[a-f0-9]+:[ ]*62 63 15 10 03 72 80 7b[ ]*valignd \$0x7b,-0x200\(%rdx\)\{1to4\},%xmm29,%xmm30 95 [ ]*[a-f0-9]+:[ ]*62 63 15 30 03 b2 00 02 00 00 7b[ ]*valignd \$0x7b,0x200\(%rdx\)\{1to8\},%ymm29,%ymm30 96 [ ]*[a-f0-9]+:[ ]*62 63 15 30 03 72 80 7b[ ]*valignd \$0x7b,-0x200\(%rdx\)\{1to8\},%ymm29,%ymm30 137 [ ]*[a-f0-9]+:[ ]*62 62 15 10 65 b2 00 02 00 00[ ]*vblendmps 0x200\(%rdx\)\{1to4\},%xmm29,%xmm30 138 [ ]*[a-f0-9]+:[ ]*62 62 15 10 65 72 80[ ]*vblendmps -0x200\(%rdx\)\{1to4\},%xmm29,%xmm3     [all...]
avx512f_vl.d	48 [ ]*[a-f0-9]+:[ ]*62 f1 54 1f 58 b2 00 02 00 00[ ]*vaddps 0x200\(%edx\)\{1to4\},%xmm5,%xmm6\{%k7\} 49 [ ]*[a-f0-9]+:[ ]*62 f1 54 1f 58 72 80[ ]*vaddps -0x200\(%edx\)\{1to4\},%xmm5,%xmm6\{%k7\} 61 [ ]*[a-f0-9]+:[ ]*62 f1 54 3f 58 b2 00 02 00 00[ ]*vaddps 0x200\(%edx\)\{1to8\},%ymm5,%ymm6\{%k7\} 62 [ ]*[a-f0-9]+:[ ]*62 f1 54 3f 58 72 80[ ]*vaddps -0x200\(%edx\)\{1to8\},%ymm5,%ymm6\{%k7\} 75 [ ]*[a-f0-9]+:[ ]*62 f3 55 1f 03 b2 00 02 00 00 7b[ ]*valignd \$0x7b,0x200\(%edx\)\{1to4\},%xmm5,%xmm6\{%k7\} 76 [ ]*[a-f0-9]+:[ ]*62 f3 55 1f 03 72 80 7b[ ]*valignd \$0x7b,-0x200\(%edx\)\{1to4\},%xmm5,%xmm6\{%k7\} 89 [ ]*[a-f0-9]+:[ ]*62 f3 55 3f 03 b2 00 02 00 00 7b[ ]*valignd \$0x7b,0x200\(%edx\)\{1to8\},%ymm5,%ymm6\{%k7\} 90 [ ]*[a-f0-9]+:[ ]*62 f3 55 3f 03 72 80 7b[ ]*valignd \$0x7b,-0x200\(%edx\)\{1to8\},%ymm5,%ymm6\{%k7\} 128 [ ]*[a-f0-9]+:[ ]*62 f2 55 1f 65 b2 00 02 00 00[ ]*vblendmps 0x200\(%edx\)\{1to4\},%xmm5,%xmm6\{%k7\} 129 [ ]*[a-f0-9]+:[ ]*62 f2 55 1f 65 72 80[ ]*vblendmps -0x200\(%edx\)\{1to4\},%xmm5,%xmm6\{%k7\     [all...]
/prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/x86_64-w64-mingw32/include/
commdlg.h	179 #define OFN_ALLOWMULTISELECT 0x200 360 #define FR_ENABLETEMPLATE 0x200 441 #define CF_APPLY __MSABI_LONG(0x200) 464 #define ITALIC_FONTTYPE 0x200 657 #define PD_RETURNIC 0x200 758 #define PSD_DISABLEPAPER 0x200
/external/toybox/toys/pending/
tr.c	45 TT.map[set1[k]] = TT.map[set1[k]]|0x200; 47 TT.map[set2[k]] = TT.map[set2[k]]|0x200; 224 if ((TT.map[(int)toybuf[i]] & 0x200) &&
/hardware/intel/img/psb_video/src/
psb_overlay.h	235 uint32_t RESERVEDC[(0x200 - 0xA8) / 4]; /* 0xA8 - 0x1FC */ 236 uint16_t Y_VCOEFS[N_VERT_Y_TAPS * N_PHASES]; /* 0x200 */ 239 uint16_t RESERVEDE[0x200 / 2 - N_HORIZ_Y_TAPS * N_PHASES];
/hardware/libhardware_legacy/include/hardware_legacy/
AudioSystemLegacy.h	153 CHANNEL_OUT_SIDE_LEFT = 0x200, 194 CHANNEL_IN_BACK_PROCESSED = 0x200, 241 DEVICE_OUT_BLUETOOTH_A2DP_SPEAKER = 0x200,
/bionic/libc/kernel/uapi/asm-mips/asm/
termios.h	82 #define TIOCM_RNG 0x200
/bionic/libc/kernel/uapi/asm-x86/asm/
debugreg.h	64 #define DR_GLOBAL_SLOWDOWN (0x200)
/bionic/libc/kernel/uapi/linux/
if_addr.h	61 #define IFA_F_NOPREFIXROUTE 0x200
/bionic/libc/kernel/uapi/linux/spi/
spidev.h	39 #define SPI_TX_QUAD 0x200
/development/ndk/platforms/android-21/arch-mips/include/asm/
termios.h	82 #define TIOCM_RNG 0x200
/development/ndk/platforms/android-21/arch-mips64/include/asm/
termios.h	82 #define TIOCM_RNG 0x200
/development/ndk/platforms/android-21/arch-x86/include/asm/
debugreg.h	64 #define DR_GLOBAL_SLOWDOWN (0x200)
/development/ndk/platforms/android-21/arch-x86_64/include/asm/
debugreg.h	64 #define DR_GLOBAL_SLOWDOWN (0x200)

Completed in 1576 milliseconds

<<11121314151617181920>>