| /external/llvm/lib/CodeGen/ |
| RegisterCoalescer.cpp | 135 /// Coalesce copies in the specified MBB, putting
137 void copyCoalesceInMBB(MachineBasicBlock *MBB);
292 static bool isSplitEdge(const MachineBasicBlock *MBB) {
293 if (MBB->pred_size() != 1 || MBB->succ_size() != 1)
296 for (const auto &MI : *MBB) {
709 MachineBasicBlock *MBB = DefMI->getParent();
721 MBB->insert(Pos, NewMI);
722 MBB->erase(DefMI);
[all...] |
| VirtRegMap.cpp | 259 // Check all mbb start positions between First and Last while
279 MachineBasicBlock *MBB = MBBI->second;
280 MBB->addLiveIn(PhysReg, LaneMask);
284 // Compute MBB live-in lists from virtual register live ranges and their
302 // Go over MBB begin positions and see if we have segments covering them.
309 MachineBasicBlock *MBB = I->second;
310 MBB->addLiveIn(PhysReg);
316 // Sort and unique MBB LiveIns as we've not checked if SubReg/PhysReg were in
317 // each MBB's LiveIns set before calling addLiveIn on them.
318 for (MachineBasicBlock &MBB : *MF
[all...] |
| MachineLICM.cpp | 94 bool isExitBlock(const MachineBasicBlock *MBB) const {
95 return std::find(ExitBlocks.begin(), ExitBlocks.end(), MBB) !=
119 // If a MBB does not dominate loop exiting blocks then it may not safe
195 void EnterScope(MachineBasicBlock *MBB);
197 void ExitScope(MachineBasicBlock *MBB);
559 MachineBasicBlock *MBB = MI->getParent();
560 Preheader->splice(Preheader->getFirstTerminator(), MBB, MI);
571 /// Check if this mbb is guaranteed to execute. If not then a load from this mbb
592 void MachineLICM::EnterScope(MachineBasicBlock *MBB) {
[all...] |
| GCRootLowering.cpp | 66 MCSymbol *InsertLabel(MachineBasicBlock &MBB, MachineBasicBlock::iterator MI,
272 MCSymbol *GCMachineCodeAnalysis::InsertLabel(MachineBasicBlock &MBB,
275 MCSymbol *Label = MBB.getParent()->getContext().createTempSymbol();
276 BuildMI(MBB, MI, DL, TII->get(TargetOpcode::GC_LABEL)).addSym(Label);
|
| ExpandPostRAPseudos.cpp | 81 MachineBasicBlock *MBB = MI->getParent();
122 TII->copyPhysReg(*MBB, MI, MI->getDebugLoc(), DstSubReg, InsReg,
133 MBB->erase(MI);
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| FunctionLoweringInfo.cpp | 237 MachineBasicBlock *MBB = mf.CreateMachineBasicBlock(&*BB);
238 MBBMap[&*BB] = MBB;
239 MF->push_back(MBB);
245 MBB->setHasAddressTaken();
268 BuildMI(MBB, DL, TII->get(TargetOpcode::PHI), PHIReg + i);
552 MachineBasicBlock *MBB) {
558 MMI.addCleanup(MBB);
566 MMI.addCatchTypeInfo(MBB,
576 MMI.addFilterTypeInfo(MBB, FilterList);
|
| SelectionDAGISel.cpp | 328 // When new basic blocks are inserted and the edges from MBB to its successors
333 MachineBasicBlock *MBB) const {
587 for (const auto &MBB : *MF) {
591 for (const auto &MI : MBB) {
720 FuncInfo->MBB->getBasicBlock()->getName().str());
728 BlockNumber = FuncInfo->MBB->getNumber();
730 (MF->getName() + ":" + FuncInfo->MBB->getBasicBlock()->getName()).str();
[all...] |
| SelectionDAGBuilder.h | 153 MachineBasicBlock *MBB;
160 MachineBasicBlock *MBB, BranchProbability Prob) {
165 C.MBB = MBB;
248 MachineBasicBlock *D): Reg(R), JTI(J), MBB(M), Default(D) {}
255 /// MBB - the MBB into which to emit the code for the indirect jump.
256 MachineBasicBlock *MBB;
257 /// Default - the MBB of the default bb, which is a successor of the range
258 /// check MBB. This is when updating PHI nodes in successors
[all...] |
| /external/llvm/lib/CodeGen/MIRParser/ |
| MIRParser.cpp | 135 bool parseMBBReference(MachineBasicBlock *&MBB,
311 // MBB references in the frame information can be resolved.
314 // Initialize the jump table after creating all the MBBs so that the MBB
320 // parser can resolve the MBB references.
405 for (const MachineBasicBlock &MBB : MF) {
406 for (const MachineInstr &MI : MBB) {
437 MachineBasicBlock *MBB = nullptr;
438 if (parseMBBReference(MBB, YamlMFI.SavePoint, MF, PFS))
440 MFI.setSavePoint(MBB);
443 MachineBasicBlock *MBB = nullptr
[all...] |
| MIParser.cpp | 106 bool parseStandaloneMBB(MachineBasicBlock *&MBB);
114 bool parseBasicBlock(MachineBasicBlock &MBB);
115 bool parseBasicBlockLiveins(MachineBasicBlock &MBB);
116 bool parseBasicBlockSuccessors(MachineBasicBlock &MBB);
130 bool parseMBBReference(MachineBasicBlock *&MBB);
361 auto *MBB = MF.CreateMachineBasicBlock(BB);
362 MF.insert(MF.end(), MBB);
363 bool WasInserted = MBBSlots.insert(std::make_pair(ID, MBB)).second;
368 MBB->setAlignment(Alignment);
370 MBB->setHasAddressTaken()
[all...] |
| /external/llvm/lib/Target/Mips/ |
| MipsAsmPrinter.cpp | 386 void MipsAsmPrinter::EmitBasicBlockEnd(const MachineBasicBlock &MBB) {
388 if (MBB.size() == 0)
396 MBB) const {
398 const MachineBasicBlock *Pred = *MBB->pred_begin();
408 if (MBB->isEHPad() || MBB->pred_empty())
412 MachineBasicBlock::const_pred_iterator PI = MBB->pred_begin(), PI2 = PI;
415 if (PI2 != MBB->pred_end())
419 if (!Pred->isLayoutSuccessor(MBB))
[all...] |
| MipsSEISelDAGToDAG.cpp | 135 MachineBasicBlock &MBB = MF.front();
136 MachineBasicBlock::iterator I = MBB.begin();
150 MBB.addLiveIn(Mips::T9_64);
156 BuildMI(MBB, I, DL, TII.get(Mips::LUi64), V0)
158 BuildMI(MBB, I, DL, TII.get(Mips::DADDu), V1).addReg(V0)
160 BuildMI(MBB, I, DL, TII.get(Mips::DADDiu), GlobalBaseReg).addReg(V1)
170 BuildMI(MBB, I, DL, TII.get(Mips::LUi), V0)
172 BuildMI(MBB, I, DL, TII.get(Mips::ADDiu), GlobalBaseReg).addReg(V0)
178 MBB.addLiveIn(Mips::T9);
185 BuildMI(MBB, I, DL, TII.get(Mips::LUi), V0
[all...] |
| MipsAsmPrinter.h | 127 void EmitBasicBlockEnd(const MachineBasicBlock &MBB) override;
129 const MachineBasicBlock* MBB) const override;
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64FastISel.cpp | 325 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::ADDXri),
348 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(TargetOpcode::COPY),
381 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc1), TmpReg)
385 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,
400 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::ADRP),
405 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc), ResultReg)
432 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::ADRP),
437 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::LDRXui),
447 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::ADRP),
452 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::ADDXri)
[all...] |
| AArch64RegisterInfo.h | 79 void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg,
|
| /external/llvm/include/llvm/CodeGen/ |
| FunctionLoweringInfo.h | 114 /// MBB - The current block.
115 MachineBasicBlock *MBB;
117 /// MBB - The current insert position inside the current block.
143 /// If the current MBB is a landing pad, the exception pointer and exception
258 MachineBasicBlock *MBB);
|
| MachineDominators.h | 28 inline void DominatorTreeBase<MachineBasicBlock>::addRoot(MachineBasicBlock* MBB) {
29 this->Roots.push_back(MBB);
|
| RegisterPressure.h | 273 const MachineBasicBlock *MBB;
303 MF(nullptr), TRI(nullptr), RCI(nullptr), LIS(nullptr), MBB(nullptr), P(rp),
307 MF(nullptr), TRI(nullptr), RCI(nullptr), LIS(nullptr), MBB(nullptr), P(rp),
313 const LiveIntervals *lis, const MachineBasicBlock *mbb,
|
| /external/llvm/lib/Target/AMDGPU/ |
| AMDGPUMCInstLower.cpp | 99 const MachineBasicBlock *MBB = MI->getParent();
101 while (I != MBB->instr_end() && I->isInsideBundle()) {
|
| SIShrinkInstructions.cpp | 214 MachineBasicBlock &MBB = *BI;
216 for (I = MBB.begin(); I != MBB.end(); I = Next) {
288 BuildMI(MBB, I, MI.getDebugLoc(), TII->get(Op32));
|
| R600ClauseMergePass.cpp | 174 MachineBasicBlock &MBB = *BB;
175 MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
|
| SIFixSGPRCopies.cpp | 251 MachineBasicBlock &MBB = *BI;
252 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
|
| /external/llvm/lib/Target/ARM/ |
| ARMBaseRegisterInfo.h | 141 void materializeFrameBaseRegister(MachineBasicBlock *MBB,
160 virtual void emitLoadConstPool(MachineBasicBlock &MBB,
|
| /external/llvm/lib/Target/X86/ |
| X86AsmPrinter.h | 106 void EmitBasicBlockEnd(const MachineBasicBlock &MBB) override {
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonPeephole.cpp | 127 MachineBasicBlock *MBB = &*MBBb;
132 for (MachineBasicBlock::iterator MII = MBB->begin(); MII != MBB->end();
|
