/external/llvm/test/CodeGen/X86/ |
2011-10-19-LegelizeLoad.ll | 19 ; CHECK: pmovsxbq i(%rip), % 20 ; CHECK: pmovsxbq j(%rip), %
|
sse41-intrinsics-x86-upgrade.ll | 70 ; CHECK: pmovsxbq 71 %res = call <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8> %a0) ; <<2 x i64>> [#uses=1] 74 declare <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8>) nounwind readnone
|
avx2-pmovxrm-intrinsics.ll | 23 %2 = call <4 x i64> @llvm.x86.avx2.pmovsxbq(<16 x i8> %1) 108 declare <4 x i64> @llvm.x86.avx2.pmovsxbq(<16 x i8>)
|
avx-intrinsics-x86-upgrade.ll | 164 %res = call <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8> %a0) ; <<2 x i64>> [#uses=1] 167 declare <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8>) nounwind readnone
|
pmovsx-inreg.ll | 16 ; SSE41: pmovsxbq
|
sse41-pmovxrm-intrinsics.ll | 40 ; SSE41-NEXT: pmovsxbq (%rdi), %xmm0
|
/external/llvm/test/Transforms/InstCombine/ |
x86-pmovsx.ll | 4 declare <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8>) nounwind readnone 11 declare <4 x i64> @llvm.x86.avx2.pmovsxbq(<16 x i8>) nounwind readnone 37 %res = call <2 x i64> @llvm.x86.sse41.pmovsxbq(<16 x i8> %v) 97 %res = call <4 x i64> @llvm.x86.avx2.pmovsxbq(<16 x i8> %v)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ |
sse4_1.s | 70 pmovsxbq %xmm1,%xmm0 71 pmovsxbq (%ecx),%xmm0 165 pmovsxbq xmm0,xmm1 166 pmovsxbq xmm0,WORD PTR [ecx]
|
x86-64-sse4_1.s | 78 pmovsxbq %xmm1,%xmm0 79 pmovsxbq (%rcx),%xmm0 181 pmovsxbq xmm0,xmm1 182 pmovsxbq xmm0,WORD PTR [rcx]
|
simd.s | 71 pmovsxbq (%eax),%xmm0 170 pmovsxbq xmm0,WORD PTR [eax] label
|
x86-64-simd.s | 91 pmovsxbq (%rax),%xmm0 218 pmovsxbq xmm0,WORD PTR [rax] label
|
sse4_1-intel.d | 75 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq xmm0,xmm1 76 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq xmm0,WORD PTR \[ecx\] 168 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq xmm0,xmm1 169 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq xmm0,WORD PTR \[ecx\]
|
sse4_1.d | 74 [ ]*[0-9a-f]+: 66 0f 38 22 c1 pmovsxbq %xmm1,%xmm0 75 [ ]*[0-9a-f]+: 66 0f 38 22 01 pmovsxbq \(%ecx\),%xmm0 167 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq %xmm1,%xmm0 168 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq \(%ecx\),%xmm0
|
x86-64-sse4_1-intel.d | 83 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq xmm0,xmm1 84 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq xmm0,WORD PTR \[rcx\] 184 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq xmm0,xmm1 185 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq xmm0,WORD PTR \[rcx\]
|
x86-64-sse4_1.d | 82 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq %xmm1,%xmm0 83 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq \(%rcx\),%xmm0 183 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq %xmm1,%xmm0 184 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq \(%rcx\),%xmm0
|
sse2avx.s | 604 pmovsxbq %xmm4,%xmm6 605 pmovsxbq (%ecx),%xmm4 1265 pmovsxbq xmm6,xmm4 1266 pmovsxbq xmm4,WORD PTR [ecx]
|
x86-64-sse2avx.s | 640 pmovsxbq %xmm4,%xmm6 641 pmovsxbq (%rcx),%xmm4 1344 pmovsxbq xmm6,xmm4 1345 pmovsxbq xmm4,WORD PTR [rcx]
|
simd-intel.d | 77 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq xmm0,WORD PTR \[eax\] 170 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq xmm0,WORD PTR \[eax\]
|
simd-suffix.d | 77 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%eax\),%xmm0 170 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%eax\),%xmm0
|
simd.d | 76 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%eax\),%xmm0 169 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%eax\),%xmm0
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ilp32/ |
x86-64-sse4_1-intel.d | 83 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq xmm0,xmm1 84 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq xmm0,WORD PTR \[rcx\] 184 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq xmm0,xmm1 185 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq xmm0,WORD PTR \[rcx\]
|
x86-64-sse4_1.d | 83 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq %xmm1,%xmm0 84 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq \(%rcx\),%xmm0 184 [ ]*[a-f0-9]+: 66 0f 38 22 c1 pmovsxbq %xmm1,%xmm0 185 [ ]*[a-f0-9]+: 66 0f 38 22 01 pmovsxbq \(%rcx\),%xmm0
|
x86-64-simd-intel.d | 97 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq xmm0,WORD PTR \[rax\] 216 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq xmm0,WORD PTR \[rax\]
|
x86-64-simd-suffix.d | 97 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%rax\),%xmm0 216 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%rax\),%xmm0
|
x86-64-simd.d | 97 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%rax\),%xmm0 216 [ ]*[a-f0-9]+: 66 0f 38 22 00 pmovsxbq \(%rax\),%xmm0
|