Home | History | Annotate | Download | only in SelectionDAG

Lines Matching full:scheduler

1 //===----- ScheduleDAGRRList.cpp - Reg pressure reduction list scheduler --===//
40 STATISTIC(NumBacktracks, "Number of times scheduler backtracked");
96 cl::desc("Disable scheduler's two-address hack"));
109 /// ScheduleDAGRRList - The actual register reduction list scheduler
114 /// NeedLatency - True if the scheduler will make use of latency information.
130 /// CurCycle - The current scheduler state corresponds to this cycle.
264 /// need actual latency information but the hybrid scheduler does.
599 /// Move the scheduler state forward by the specified number of Cycles.
620 /// Move the scheduler state forward until the specified node's dependents are
771 // Conditions under which the scheduler should eagerly advance the cycle:
1570 // reduction scheduler.
1583 // src_ls_rr_sort - Priority function for source order scheduler.
1597 // hybrid_ls_rr_sort - Priority function for hybrid scheduler.
1614 // scheduler.
2281 // isVRegCycle flag helps the scheduler prioritize other uses of the same
2614 // list-ilp is currently an experimental scheduler that allows various