Home | History | Annotate | Download | only in TableGen

Lines Matching refs:BitList

80                         const std::vector<unsigned> &BitList, Init *V) {
92 if (BitList.empty())
101 if (!BitList.empty()) {
108 Init *BI = V->convertInitializerTo(BitsRecTy::get(BitList.size()));
118 for (unsigned i = 0, e = BitList.size(); i != e; ++i) {
119 unsigned Bit = BitList[i];
1464 /// ValueSuffix ::= '{' BitList '}'
1465 /// ValueSuffix ::= '[' BitList ']'
1486 // Reverse the bitlist.
1880 std::vector<unsigned> BitList;
1881 if (ParseOptionalBitList(BitList))
1883 std::reverse(BitList.begin(), BitList.end());
1902 return SetValue(CurRec, IdLoc, FieldName, BitList, Val);