Home | History | Annotate | Download | only in AArch64

Lines Matching full:basereg

915   // [BaseReg+Imm] addressing mode. Also it may not be able to be encoded into
916 // ADD/SUB. Instead it will use [BaseReg + 0] address mode and generate
919 // ADD X1, BaseReg, X0
921 // For such situation, using [BaseReg, XReg] addressing mode can save one
924 // LDR X2, [BaseReg, X0]