Lines Matching full:shrn
4662 defm SHRN : SIMDVectorRShiftNarrowBHS<0, 0b10000, "shrn",4709 // SHRN patterns for when a logical right shift was used instead of arithmetic
