Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:InstDesc

1806   const MCInstrDesc &InstDesc = get(MI->getOpcode());
1807 const MCOperandInfo &OpInfo = InstDesc.OpInfo[OpIdx];
2660 const MCInstrDesc &InstDesc = get(Opcode);
2675 BuildMI(MBB, MII, DL, InstDesc, DestSub0)
2682 BuildMI(MBB, MII, DL, InstDesc, DestSub1)
2715 const MCInstrDesc &InstDesc = get(Opcode);
2737 MachineInstr *LoHalf = BuildMI(MBB, MII, DL, InstDesc, DestSub0)
2747 MachineInstr *HiHalf = BuildMI(MBB, MII, DL, InstDesc, DestSub1)
2780 const MCInstrDesc &InstDesc = get(AMDGPU::V_BCNT_U32_B32_e64);
2795 BuildMI(MBB, MII, DL, InstDesc, MidReg)
2799 BuildMI(MBB, MII, DL, InstDesc, ResultReg)