Home | History | Annotate | Download | only in ARM

Lines Matching refs:SrcReg

42                                   unsigned DestReg, unsigned SrcReg,
48 assert(ARM::GPRRegClass.contains(DestReg, SrcReg) &&
51 if (st.hasV6Ops() || ARM::hGPRRegClass.contains(SrcReg)
54 .addReg(SrcReg, getKillRegState(KillSrc)));
64 .addReg(SrcReg, getKillRegState(KillSrc));
72 unsigned SrcReg, bool isKill, int FI,
76 (TargetRegisterInfo::isPhysicalRegister(SrcReg) &&
77 isARMLowRegister(SrcReg))) && "Unknown regclass!");
80 (TargetRegisterInfo::isPhysicalRegister(SrcReg) &&
81 isARMLowRegister(SrcReg))) {
91 .addReg(SrcReg, getKillRegState(isKill))