Home | History | Annotate | Download | only in AArch64

Lines Matching full:reg1

76 ; CHECK: ldr [[REG1:x[0-9]+]],
77 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #24
78 ; CHECK-NEXT: str [[REG1]],
92 ; CHECK: ldr [[REG1:w[0-9]+]],
93 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
94 ; CHECK-NEXT: str [[REG1]],
109 ; CHECK: ldr [[REG1:w[0-9]+]],
110 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
112 ; CHECK-NEXT: lsr [[REG2:w[0-9]+]], [[REG1]], #2
130 ; CHECK: ldr [[REG1:w[0-9]+]],
131 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
133 ; CHECK-NEXT: lsl [[REG2:w[0-9]+]], [[REG1]], #2
152 ; CHECK: ldr [[REG1:x[0-9]+]],
153 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #3
155 ; CHECK-NEXT: lsr [[REG2:x[0-9]+]], [[REG1]], #2
174 ; CHECK: ldr [[REG1:x[0-9]+]],
175 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #3
177 ; CHECK-NEXT: lsl [[REG2:x[0-9]+]], [[REG1]], #2
195 ; CHECK: ldr [[REG1:w[0-9]+]],
196 ; CHECK-NEXT: bfxil [[REG1]], w1, #0, #3
198 ; CHECK-NEXT: lsl [[REG2:w[0-9]+]], [[REG1]], #2
215 ; CHECK: ldr [[REG1:x[0-9]+]],
216 ; CHECK-NEXT: bfxil [[REG1]], x1, #0, #3
218 ; CHECK-NEXT: lsl [[REG2:x[0-9]+]], [[REG1]], #2
244 ; CHECK: ldr [[REG1:w[0-9]+]],
245 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #3
247 ; CHECK-NEXT: ubfx [[REG2:w[0-9]+]], [[REG1]], #2, #28
267 ; CHECK: ldr [[REG1:x[0-9]+]],
268 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #3
270 ; CHECK-NEXT: ubfx [[REG2:x[0-9]+]], [[REG1]], #2, #60
290 ; CHECK: ldr [[REG1:w[0-9]+]],
291 ; CHECK-NEXT: bfxil [[REG1]], w1, #16, #8
293 ; CHECK-NEXT: lsr [[REG2:w[0-9]+]], [[REG1]], #4
320 ; CHECK: ldr [[REG1:x[0-9]+]],
321 ; CHECK-NEXT: bfxil [[REG1]], x1, #16, #8
323 ; CHECK-NEXT: lsr [[REG2:x[0-9]+]], [[REG1]], #4
349 ; CHECK: ldr [[REG1:w[0-9]+]],
354 ; CHECK: and [[REG2:w[0-9]+]], [[REG1]], [[REGCST]]
378 ; CHECK: ldr [[REG1:x[0-9]+]],
383 ; CHECK: and [[REG2:x[0-9]+]], [[REG1]], x[[REGCST]]
432 ; CHECK: ubfx [[REG1:x[0-9]+]], [[REG2:x[0-9]+]], #32, #16