Home | History | Annotate | Download | only in arm64

Lines Matching full:shift_amount

344 Operand::Operand(Register reg, Shift shift, unsigned shift_amount)
349       shift_amount_(shift_amount) {
350   DCHECK(reg.Is64Bits() || (shift_amount < kWRegSizeInBits));
351   DCHECK(reg.Is32Bits() || (shift_amount < kXRegSizeInBits));
356 Operand::Operand(Register reg, Extend extend, unsigned shift_amount)
361       shift_amount_(shift_amount) {
363   DCHECK(shift_amount <= 4);
432 unsigned Operand::shift_amount() const {
476                        unsigned shift_amount)
478     shift_(NO_SHIFT), extend_(extend), shift_amount_(shift_amount) {
491                        unsigned shift_amount)
493     shift_(shift), extend_(NO_EXTEND), shift_amount_(shift_amount) {
513     shift_amount_ = offset.shift_amount();
527     shift_amount_ = offset.shift_amount();
564       return Operand(regoffset(), shift(), shift_amount());
566       return Operand(regoffset(), extend(), shift_amount());
1162 Instr Assembler::ImmShiftLS(unsigned shift_amount) {
1163   DCHECK(is_uint1(shift_amount));
1164   return shift_amount << ImmShiftLS_offset;