Home | History | Annotate | Download | only in arm64

Lines Matching full:shift_amount_

349       shift_amount_(shift_amount) {
361       shift_amount_(shift_amount) {
397   DCHECK((shift_ == LSL) && (shift_amount_ <= 4));
398   return Operand(reg_, reg_.Is64Bits() ? UXTX : UXTW, shift_amount_);
434   return shift_amount_;
462     shift_(NO_SHIFT), extend_(NO_EXTEND), shift_amount_(0) {
468     shift_(NO_SHIFT), extend_(NO_EXTEND), shift_amount_(0) {
478     shift_(NO_SHIFT), extend_(extend), shift_amount_(shift_amount) {
493     shift_(shift), extend_(NO_EXTEND), shift_amount_(shift_amount) {
513     shift_amount_ = offset.shift_amount();
527     shift_amount_ = offset.shift_amount();