Home | History | Annotate | Download | only in arm64

Lines Matching defs:zr

1107   Register zr = AppropriateZeroRegFor(rn);
1108 adds(zr, rn, operand);
1127 Register zr = AppropriateZeroRegFor(rn);
1128 subs(zr, rn, operand);
1133 Register zr = AppropriateZeroRegFor(rd);
1134 sub(rd, zr, operand);
1139 Register zr = AppropriateZeroRegFor(rd);
1140 subs(rd, zr, operand);
1173 Register zr = AppropriateZeroRegFor(rd);
1174 sbc(rd, zr, operand);
1179 Register zr = AppropriateZeroRegFor(rd);
1180 sbcs(rd, zr, operand);
1361 Register zr = AppropriateZeroRegFor(rd);
1362 csinc(rd, zr, zr, NegateCondition(cond));
1368 Register zr = AppropriateZeroRegFor(rd);
1369 csinv(rd, zr, zr, NegateCondition(cond));
1431 Register zr = AppropriateZeroRegFor(rn);
1432 DataProcessing3Source(rd, rn, rm, zr, MADD);
1449 Register zr = AppropriateZeroRegFor(rn);
1450 DataProcessing3Source(rd, rn, rm, zr, MSUB);
1698 // second operand of zero. Otherwise, orr with first operand zr is