Home | History | Annotate | Download | only in arm64

Lines Matching full:shift_amount

2214   DCHECK(operand.IsShiftedRegister() && (operand.shift_amount() == 0));
2341     DCHECK(operand.IsShiftedRegister() && (operand.shift_amount() == 0));
2386                           unsigned shift_amount) {
2389       lsl(rd, rn, shift_amount);
2392       lsr(rd, rn, shift_amount);
2395       asr(rd, rn, shift_amount);
2398       ror(rd, rn, shift_amount);
2449   DCHECK(rn.Is64Bits() || (rn.Is32Bits() && is_uint5(operand.shift_amount())));
2452        ShiftDP(operand.shift()) | ImmDPShift(operand.shift_amount()) |
2465        ExtendMode(operand.extend()) | ImmExtendShift(operand.shift_amount()) |
2498     unsigned shift_amount = addr.shift_amount();
2507     DCHECK((shift_amount == 0) ||
2508            (shift_amount == static_cast<unsigned>(CalcLSDataSize(op))));
2510          ExtendMode(ext) | ImmShiftLS((shift_amount > 0) ? 1 : 0));