Home | History | Annotate | Download | only in arm64

Lines Matching full:shift_amount

145     DCHECK(operand.shift_amount() <= 4);
150                     operand.shift_amount());
258   } else if (operand.IsShiftedRegister() && (operand.shift_amount() != 0)) {
262     EmitShift(dst, operand.reg(), operand.shift(), operand.shift_amount());
268                     operand.shift_amount());
311                     operand.shift_amount());
360   } else if ((operand.IsShiftedRegister() && (operand.shift_amount() == 0)) ||
402   } else if (operand.IsShiftedRegister() && (operand.shift_amount() == 0)) {
531   } else if (operand.IsShiftedRegister() && (operand.shift_amount() != 0)) {
535     DCHECK(is_uintn(operand.shift_amount(),
539     EmitShift(temp, operand.reg(), operand.shift(), operand.shift_amount());
547     DCHECK(operand.shift_amount() <= 4);
552                     operand.shift_amount());