Lines Matching full:divd
1006 __ divd(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1));1028 ASSEMBLE_MODULO(divd, mulld);