Home | History | Annotate | Download | only in lib

Lines Matching full:dspsc

15 ?????????????I?I?I?bbbi?m?m???????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????F?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?b?bB?SBSBSBSBSBSBSBSB?.?.?.?.?.?.?.?.?.?.?.?.?.?.?.?.?.????????????????cb_read_target_syscall_mapscb_target_to_host_syscallcb_host_to_target_errnocb_target_to_host_opencb_store_target_endiancb_host_to_target_statsim_cb_printfsim_cb_eprintfcb_is_stdincb_is_stdoutcb_is_stderrdefault_callbackcb_get_stringsimulator_sysrootcb_syscallcb_init_open_mapcb_init_errno_mapcb_init_syscall_mapversionisizeARMul_Emulate26isizeARMul_Emulate32ARMul_EmulateInitARMul_ImmedTableARMul_BitListARMul_SelectProcessorARMul_ResetARMul_NewStateARMul_DoProgARMul_DoInstrARMul_AbortARMul_MultTableARMul_OSInitfpesizefpecodeswi_maskARMul_OSExitARMul_OSLastErrorPARMul_OSHandleSWIARMul_OSExceptionARMul_GetRegARMul_SetRegARMul_GetPCARMul_GetNextPCARMul_SetPCARMul_GetR15ARMul_GetCPSRARMul_GetSPSRARMul_SetSPSRARMul_FixSPSRARMul_SwitchModeARMul_R15AlteredARMul_SetR15ARMul_CPSRAlteredARMul_FixCPSRARMul_SetCPSRARMul_NthRegARMul_NegZeroAddOverflowSubOverflowARMul_AddCarryARMul_AddOverflowARMul_SubCarryARMul_SubOverflowARMul_UndefInstrIntPendingARMul_CDPARMul_MRCARMul_MCRARMul_STCARMul_LDCARMul_AlignARMul_ScheduleEventARMul_EnvokeEventARMul_TimeSWI_vector_installedARMul_MemoryInitARMul_MemoryExitARMul_ReLoadInstrARMul_LoadInstrSARMul_LoadInstrNARMul_ReadWordARMul_LoadWordSARMul_LoadWordNARMul_LoadHalfWordARMul_ReadByteARMul_LoadByteARMul_WriteWordARMul_StoreWordSARMul_StoreWordNARMul_StoreHalfWordARMul_WriteByteARMul_StoreByteARMul_SwapWordARMul_SwapByteARMul_IcyclesARMul_CcyclesARMul_SafeReadByteARMul_SafeWriteByteaddtolistkillwholelistBAG_getfirstlookupbysecondBAG_getsecondlookupbyfirstBAG_killpair_byfirstBAG_killpair_bysecondBAG_putpairBAG_newbagARMul_ThumbDecodesim_writesim_set_verbosesim_sizeARMul_ConsolePrintARMul_Debugsim_readsim_tracesim_callbacksim_stopstop_simulatorsim_resumesim_create_inferiorsim_infosim_store_registerDSPscDSPregssim_fetch_registersim_target_parse_command_linesim_target_display_usagesim_opensim_closesim_loadsim_stop_reasonsim_do_commandsim_set_callbackssim_complete_commandDSPaccsim_load_fileread_cp15_regXScale_set_fsr_farXScale_debug_moeXScale_check_memaccARMul_CoProInitARMul_CoProExitARMul_CoProAttachARMul_CoProDetachDSPMRC4DSPregsDSPMRC5DSPMRC6DSPMCR4DSPMCR5DSPMCR6DSPLDC4DSPLDC5DSPSTC4DSPSTC5DSPCDP4DSPCDP5DSPCDP6mv_compute_host_endiannessDSPscDSPaccIwmmxtLDCIwmmxtSTCIwmmxtMRCIwmmxtMCRIwmmxtCDPARMul_HandleIwmmxtFetch_Iwmmxt_RegisterStore_Iwmmxt_Registercallback.o/     1383591308  56343 5000  100640  15520     `
3819 "  ?$? %. ?7EO? __ n@?P??? @wrapper.cinit.part.3big_endianmem_sizestateverbositydone.8997optionssim_kindmynameARMul_EmulateInitARMul_NewStateARMul_MemoryInitARMul_OSInitsim_writeARMul_SafeWriteBytesim_set_verbosesim_sizeARMul_ConsolePrintstdoutvfprintfARMul_Debugsim_readARMul_SafeReadBytesim_tracesim_callbacksim_stopstop_simulatorsim_resumeARMul_DoInstrARMul_DoProgsim_create_inferiorARMul_SetPCbfd_get_machARMul_SelectProcessorfreestrlenmallocstrcatstrtoulARMul_SetCPSRSWI_vector_installedARMul_WriteWordsim_infosim_store_registerDSPscStore_Iwmmxt_RegisterARMul_SetRegARMul_CPSRAlteredDSPregssim_fetch_registerFetch_Iwmmxt_RegisterARMul_GetRegmemsetARMul_GetCPSRsim_target_parse_command_lineswi_maskstrncmpstderrfprintfsim_target_display_usagesim_openxstrdupstrtolsim_closesim_loadsim_load_filebfd_closesim_stop_reasonsim_do_commandsim_set_callbackssim_complete_commandDSPacc????????
4374 B? 7J SR?AZ?pu?????? @maverick.ccirrus_not_implementedlsw_float_indexreg_convmsw_float_indexlsw_int_indexmsw_int_indexwords.3290words.3297words.3304words.3311conv.3412__PRETTY_FUNCTION__.3413.LC23.LC25stderrfprintffwriteexitDSPMRC4DSPregsDSPMRC5SubOverflowDSPMRC6DSPMCR4DSPMCR5DSPMCR6DSPLDC4DSPLDC5DSPSTC4DSPSTC5DSPCDP4DSPCDP5DSPCDP6mv_compute_host_endianness__assert_failDSPscDSPacc