| /external/llvm/lib/Target/XCore/ |
| XCoreFrameToArgsOffsetElim.cpp | 51 MachineBasicBlock &MBB = *MFI;
52 for (MachineBasicBlock::iterator MBBI = MBB.begin(), EE = MBB.end();
57 MBBI = TII.loadImmediate(MBB, MBBI, Reg, StackSize);
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| AMDGPUConvertToISA.cpp | 54 MachineBasicBlock &MBB = *BB;
55 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
58 TII->convertToISA(MI, MF, MBB.findDebugLoc(I));
|
| AMDGPUMCInstLower.cpp | 67 const MachineBasicBlock *MBB = MI->getParent();
70 while (I != MBB->end() && I->isInsideBundle()) {
|
| AMDGPUAsmPrinter.cpp | 63 MachineBasicBlock &MBB = *BB;
64 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
|
| R600ExpandSpecialInstrs.cpp | 57 MachineBasicBlock &MBB = *BB;
58 MachineBasicBlock::iterator I = MBB.begin();
59 while (I != MBB.end()) {
151 BuildMI(MBB, I, MBB.findDebugLoc(I), TII->get(Opcode), DstReg)
|
| /external/llvm/lib/CodeGen/ |
| ExpandISelPseudos.cpp | 53 MachineBasicBlock *MBB = &*I;
54 for (MachineBasicBlock::iterator MBBI = MBB->begin(), MBBE = MBB->end();
62 TLI->EmitInstrWithCustomInserter(MI, MBB);
64 if (NewMBB != MBB) {
65 MBB = NewMBB;
|
| ExpandPostRAPseudos.cpp | 81 MachineBasicBlock *MBB = MI->getParent();
122 TII->copyPhysReg(*MBB, MI, MI->getDebugLoc(), DstSubReg, InsReg,
133 MBB->erase(MI);
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| InstrEmitter.h | 36 MachineBasicBlock *MBB;
127 MachineBasicBlock *getBlock() { return MBB; }
134 InstrEmitter(MachineBasicBlock *mbb, MachineBasicBlock::iterator insertpos);
|
| /external/llvm/lib/Target/ARM/ |
| ARMInstrInfo.cpp | 119 MachineBasicBlock &MBB = *MI->getParent();
124 MIB = BuildMI(MBB, MI, DL, get(ARM::MOV_ga_pcrel_ldr), Reg)
127 MachineMemOperand *MMO = MBB.getParent()->getMachineMemOperand(
128 MachinePointerInfo::getGOT(*MBB.getParent()), Flag, 4, 4);
130 MIB = BuildMI(MBB, MI, DL, get(ARM::LDRi12), Reg);
|
| Thumb2InstrInfo.cpp | 51 MachineBasicBlock *MBB = Tail->getParent();
52 ARMFunctionInfo *AFI = MBB->getParent()->getInfo<ARMFunctionInfo>();
72 MachineBasicBlock::iterator E = MBB->begin();
100 Thumb2InstrInfo::isLegalToSplitMBBAt(MachineBasicBlock &MBB,
104 if (MBBI == MBB.end())
112 void Thumb2InstrInfo::copyPhysReg(MachineBasicBlock &MBB,
118 return ARMBaseInstrInfo::copyPhysReg(MBB, I, DL, DestReg, SrcReg, KillSrc);
120 AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::tMOVr), DestReg)
125 storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
130 if (I != MBB.end()) DL = I->getDebugLoc()
[all...] |
| /external/llvm/lib/Target/MSP430/ |
| MSP430BranchSelector.cpp | 63 // Measure each MBB and compute a size for the entire function.
67 MachineBasicBlock *MBB = &*MFI;
70 for (MachineBasicBlock::iterator MBBI = MBB->begin(), EE = MBB->end();
74 BlockSizes[MBB->getNumber()] = BlockSize;
90 // bCC MBB
93 // b MBB
103 MachineBasicBlock &MBB = *MFI;
105 for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end()
[all...] |
| MSP430RegisterInfo.cpp | 110 MachineBasicBlock &MBB = *MI.getParent();
111 MachineFunction &MF = *MBB.getParent();
145 BuildMI(MBB, std::next(II), dl, TII.get(MSP430::SUB16ri), DstReg)
148 BuildMI(MBB, std::next(II), dl, TII.get(MSP430::ADD16ri), DstReg)
|
| /external/llvm/lib/Target/NVPTX/ |
| NVPTXPeephole.cpp | 75 auto &MBB = *Root.getParent();
76 auto &MF = *MBB.getParent();
90 if (!GenericAddrDef || GenericAddrDef->getParent() != &MBB ||
106 auto &MBB = *Root.getParent();
107 auto &MF = *MBB.getParent();
118 MBB.insert((MachineBasicBlock::iterator)&Root, MIB);
130 for (auto &MBB : MF) {
132 auto BlockIter = MBB.begin();
134 while (BlockIter != MBB.end()) {
|
| /external/llvm/lib/Target/WebAssembly/ |
| WebAssemblyRegisterInfo.cpp | 60 MachineBasicBlock &MBB = *MI.getParent();
61 MachineFunction &MF = *MBB.getParent();
79 BuildMI(MBB, MI, MI.getDebugLoc(), TII->get(WebAssembly::CONST_I32), OffsetReg)
81 BuildMI(MBB, MI, MI.getDebugLoc(), TII->get(WebAssembly::ADD_I32), OffsetReg)
|
| /external/llvm/lib/Target/AMDGPU/ |
| AMDGPUMCInstLower.cpp | 99 const MachineBasicBlock *MBB = MI->getParent();
101 while (I != MBB->instr_end() && I->isInsideBundle()) {
|
| R600ClauseMergePass.cpp | 174 MachineBasicBlock &MBB = *BB;
175 MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end();
|
| SILowerI1Copies.cpp | 83 MachineBasicBlock &MBB = *BI;
85 for (I = MBB.begin(); I != MBB.end(); I = Next) {
123 BuildMI(MBB, &MI, DL, TII->get(AMDGPU::V_MOV_B32_e32))
131 BuildMI(MBB, &MI, DL, TII->get(AMDGPU::V_CNDMASK_B32_e64))
139 BuildMI(MBB, &MI, MI.getDebugLoc(), TII->get(AMDGPU::V_CMP_NE_I32_e64))
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonExpandPredSpillCode.cpp | 77 MachineBasicBlock *MBB = &*MBBb;
79 for (MachineBasicBlock::iterator MII = MBB->begin(); MII != MBB->end();
107 BuildMI(*MBB, MII, MI->getDebugLoc(), TII->get(Hexagon::A2_tfrrcr),
110 MachineInstr *NewMI = BuildMI(*MBB, MII, MI->getDebugLoc(),
120 MII = MBB->erase(MI);
150 BuildMI(*MBB, MII, MI->getDebugLoc(), TII->get(Hexagon::A2_tfrrcr),
153 MachineInstr *NewMI = BuildMI(*MBB, MII, MI->getDebugLoc(),
163 MII = MBB->erase(MI);
191 BuildMI(*MBB, MII, MI->getDebugLoc(), TII->get(Hexagon::A2_tfrrcr)
[all...] |
| HexagonFixupHwLoops.cpp | 110 for (const MachineBasicBlock &MBB : MF) {
111 if (MBB.getAlignment()) {
115 int ByteAlign = (1u << MBB.getAlignment()) - 1;
119 BlockToInstOffset[&MBB] = InstOffset;
120 for (const MachineInstr &MI : MBB)
128 for (MachineBasicBlock &MBB : MF) {
129 InstOffset = BlockToInstOffset[&MBB];
132 MachineBasicBlock::iterator MII = MBB.begin();
133 MachineBasicBlock::iterator MIE = MBB.end();
146 MII = MBB.erase(MII)
[all...] |
| HexagonSplitConst32AndConst64.cpp | 84 MachineBasicBlock *MBB = &*MBBb;
86 MachineBasicBlock::iterator MII = MBB->begin();
87 MachineBasicBlock::iterator MIE = MBB->end ();
96 BuildMI (*MBB, MII, MI->getDebugLoc(),
98 BuildMI (*MBB, MII, MI->getDebugLoc(),
100 // MBB->erase returns the iterator to the next instruction, which is the
102 MII = MBB->erase (MI);
120 BuildMI(*MBB, MII, MI->getDebugLoc(),
122 MII = MBB->erase (MI);
145 BuildMI(*MBB, MII, MI->getDebugLoc()
[all...] |
| /external/llvm/lib/Target/Mips/ |
| Mips16RegisterInfo.cpp | 61 (MachineBasicBlock &MBB,
67 const TargetInstrInfo &TII = *MBB.getParent()->getSubtarget().getInstrInfo();
68 TII.copyPhysReg(MBB, I, DL, Mips::T0, Reg, true);
69 TII.copyPhysReg(MBB, UseMI, DL, Reg, Mips::T0, true);
138 MachineBasicBlock &MBB = *MI.getParent();
143 FrameReg = TII.loadImmediate(FrameReg, Offset, MBB, II, DL, NewImm);
|
| /external/llvm/lib/Target/PowerPC/ |
| PPCBranchSelector.cpp | 74 [TII](MachineBasicBlock &MBB, unsigned Offset) -> unsigned {
75 unsigned Align = MBB.getAlignment();
80 unsigned ParentAlign = MBB.getParent()->getAlignment();
85 // The alignment of this MBB is larger than the function's alignment, so we
90 // Measure each MBB and compute a size for the entire function.
94 MachineBasicBlock *MBB = &*MFI;
98 if (MBB->getNumber() > 0) {
99 unsigned AlignExtra = GetAlignmentAdjustment(*MBB, FuncSize);
100 BlockSizes[MBB->getNumber()-1] += AlignExtra;
105 for (MachineBasicBlock::iterator MBBI = MBB->begin(), EE = MBB->end()
[all...] |
| /external/llvm/lib/Target/SystemZ/ |
| SystemZRegisterInfo.cpp | 63 MachineBasicBlock &MBB = *MI->getParent();
64 MachineFunction &MF = *MBB.getParent();
109 TII->loadImmediate(MBB, MI, ScratchReg, HighOffset);
117 BuildMI(MBB, MI, DL, TII->get(LAOpcode),ScratchReg)
122 TII->loadImmediate(MBB, MI, ScratchReg, HighOffset);
123 BuildMI(MBB, MI, DL, TII->get(SystemZ::AGR),ScratchReg)
|
| /external/llvm/lib/Target/X86/ |
| X86PadShortFunction.cpp | 63 void findReturns(MachineBasicBlock *MBB,
66 bool cyclesUntilReturn(MachineBasicBlock *MBB,
69 void addPadding(MachineBasicBlock *MBB,
113 MachineBasicBlock *MBB;
119 MBB = I->first;
125 assert(MBB->size() > 0 &&
127 MachineBasicBlock::iterator ReturnLoc = --MBB->end();
134 addPadding(MBB, ReturnLoc, Threshold - Cycles);
143 /// findReturn - Starting at MBB, follow control flow and add all
145 void PadShortFunc::findReturns(MachineBasicBlock *MBB, unsigned int Cycles)
[all...] |
| /external/llvm/include/llvm/CodeGen/ |
| RegisterScavenging.h | 35 MachineBasicBlock *MBB;
72 : MBB(nullptr), NumRegUnits(0), Tracking(false) {}
75 void enterBasicBlock(MachineBasicBlock *mbb);
77 /// Move the internal MBB iterator and update register states.
80 /// Move the internal MBB iterator and update register states until
83 if (!Tracking && MBB->begin() != I) forward();
96 /// Move the internal MBB iterator but do not update register states.
|
