/external/jemalloc/test/include/test/ |
SFMT-params11213.h | 42 #define SR1 7 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params1279.h | 42 #define SR1 5 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params132049.h | 42 #define SR1 21 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params19937.h | 42 #define SR1 11 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params216091.h | 42 #define SR1 10 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params2281.h | 42 #define SR1 5 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params4253.h | 42 #define SR1 7 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params44497.h | 42 #define SR1 9 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params607.h | 42 #define SR1 13 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
SFMT-params86243.h | 42 #define SR1 19 57 #define ALTI_SR1 (vector unsigned int)(SR1, SR1, SR1, SR1) 71 #define ALTI_SR1 {SR1, SR1, SR1, SR1}
|
/external/llvm/lib/Target/Hexagon/ |
HexagonGenMux.cpp | 257 // SR1, SR2 - source registers from the first and the second definition. 263 unsigned SR1 = Src1->isReg() ? Src1->getReg() : 0; 272 if (CanDown && DU.Defs[SR1])
|
/device/google/contexthub/firmware/src/platform/stm32f4xx/ |
i2c.c | 114 volatile uint32_t SR1; 417 /* clear ADDR by doing a dummy reads from SR1 (already read) then SR2 */ 427 (void)regs->SR1; 429 /* clear STOPF by doing a dummy read from SR1 and strobing the PE bit */ 484 regs->SR1 &= ~I2C_SR1_AF; 548 while (!(regs->SR1 & I2C_SR1_BTF)) 658 regs->SR1 &= ~I2C_SR1_AF; 669 regs->SR1 &= ~I2C_SR1_BERR; 678 regs->SR1 &= ~I2C_SR1_ARLO; 686 osLog(LOG_ERROR, "Unexpected I2C ERR interrupt: SR1 = %04lX, SR2 = %04lX\n" 697 uint16_t sr1 = regs->SR1; local 726 uint16_t sr1 = regs->SR1; local [all...] |
/toolchain/binutils/binutils-2.25/opcodes/ |
v850-opc.c | 1051 #define SR1 (OLDSR1 + 1) 1055 #define OLDSR2 (SR1 + 1) [all...] |