| /external/llvm/utils/TableGen/ |
| AsmWriterInst.cpp | 98 CGI.TheDef->getName() + "'!");
137 + CGI.TheDef->getName() + "'");
144 + CGI.TheDef->getName() + "'");
152 PrintFatalError("Bad operand modifier name in '"+ CGI.TheDef->getName() + "'");
157 + CGI.TheDef->getName() + "'");
161 PrintFatalError("Stray '$' in '" + CGI.TheDef->getName() +
|
| CodeGenIntrinsics.h | 27 Record *TheDef; // The actual record defining this intrinsic.
|
| InstrInfoEmitter.cpp | 208 if (!Inst->TheDef->getValueAsBit("UseNamedOperandTable"))
220 OperandMap[OpList].push_back(Namespace + "::" + Inst->TheDef->getName());
362 Record *Inst = II->TheDef;
390 InstrNames.add(Inst->TheDef->getName());
408 OS << InstrNames.get(Inst->TheDef->getName()) << "U, ";
476 << Inst.TheDef->getValueAsInt("Size") << ",\t"
514 BitsInit *TSF = Inst.TheDef->getValueAsBitsInit("TSFlags");
522 PrintFatalError("Invalid TSFlags bit in " + Inst.TheDef->getName());
529 std::vector<Record*> UseList = Inst.TheDef->getValueAsListOfDefs("Uses");
535 std::vector<Record*> DefList = Inst.TheDef->getValueAsListOfDefs("Defs")
[all...] |
| CodeGenSchedule.h | 40 /// sequences. TheDef is nonnull for explicit SchedWrites, but Sequence may or
41 /// may not be empty. TheDef is null for inferred sequences, and Sequence must
49 Record *TheDef;
59 : Index(0), TheDef(nullptr), IsRead(false), IsAlias(false),
62 : Index(Idx), TheDef(Def), IsAlias(false), IsVariadic(false) {
77 : Index(Idx), Name(Name), TheDef(nullptr), IsRead(Read), IsAlias(false),
83 assert((!HasVariants || TheDef) && "Variant write needs record def");
88 return TheDef || !Sequence.empty();
|
| AsmMatcherEmitter.cpp | 415 /// TheDef - This is the definition of the instruction or InstAlias that this
417 Record *const TheDef;
459 : AsmVariantID(0), AsmString(CGI.AsmString), TheDef(CGI.TheDef), DefRec(&CGI),
464 : AsmVariantID(0), AsmString(Alias->AsmString), TheDef(Alias->TheDef),
467 TheDef->getValueAsBit("UseInstAsmMatchConverter")) {
475 TheDef(RHS.TheDef), DefRec(RHS.DefRec), ResOperands(RHS.ResOperands),
605 Record *TheDef;
[all...] |
| AsmWriterEmitter.cpp | 111 << FirstInst.CGI->TheDef->getName() << ":\n";
114 << SimilarInsts[i].CGI->TheDef->getName() << ":\n";
125 FirstInst.CGI->TheDef->getName(),
131 AWI.CGI->TheDef->getName(),
175 InstrsForCase[idx] += Inst->CGI->TheDef->getName();
182 InstrsForCase.push_back(Inst->CGI->TheDef->getName());
401 << NumberedInstructions->at(i)->TheDef->getName() << "\n";
415 << NumberedInstructions->at(i)->TheDef->getName() << "\n";
540 AsmName = Reg.TheDef->getValueAsString("AsmName");
546 Reg.TheDef->getValueAsListOfDefs("RegAltNameIndices")
[all...] |
| CodeGenSchedule.cpp | 73 if (R.match(Inst->TheDef->getName()))
74 Elts.insert(Inst->TheDef);
208 Record *SchedDef = Inst->TheDef;
287 findRWs(WI->TheDef->getValueAsListOfDefs("Writes"), WI->Sequence,
340 if (I->TheDef == Def)
348 Record *ReadDef = SchedReads[i].TheDef;
403 SchedRW.TheDef ? SchedRW.TheDef->getValueAsInt("Repeat") : 1;
429 PrintFatalError(AliasRW.TheDef->getLoc(), "Multiple aliases "
432 AliasDef = AliasRW.TheDef;
[all...] |
| CodeGenInstruction.h | 129 Record *TheDef; // The actual record containing this OperandList.
209 Record *TheDef; // The actual record defining this instruction.
292 Record *TheDef; // The actual record defining this InstAlias.
|
| SubtargetEmitter.cpp | 659 if (SchedWrite.TheDef->isSubClassOf("SchedWriteRes"))
660 return SchedWrite.TheDef;
667 if (AliasRW.TheDef->getValueInit("SchedModel")->isComplete()) {
668 Record *ModelDef = AliasRW.TheDef->getValueAsDef("SchedModel");
673 PrintFatalError(AliasRW.TheDef->getLoc(), "Multiple aliases "
676 AliasDef = AliasRW.TheDef;
688 || SchedWrite.TheDef == (*WRI)->getValueAsDef("WriteType")) {
702 + SchedWrite.TheDef->getName());
712 if (SchedRead.TheDef->isSubClassOf("SchedReadAdvance"))
713 return SchedRead.TheDef;
[all...] |
| CodeGenRegisters.cpp | 34 : TheDef(R), EnumValue(Enum), LaneMask(0), AllSuperRegsCovered(true) {
44 : TheDef(nullptr), Name(N), Namespace(Nspace), Size(-1), Offset(-1),
57 if (!TheDef)
60 std::vector<Record*> Comps = TheDef->getValueAsListOfDefs("ComposedOf");
63 PrintFatalError(TheDef->getLoc(),
69 PrintFatalError(TheDef->getLoc(), "Ambiguous ComposedOf entries");
73 TheDef->getValueAsListOfDefs("CoveringSubRegIndices");
76 PrintFatalError(TheDef->getLoc(),
107 : TheDef(R),
118 std::vector<Record*> SRIs = TheDef->getValueAsListOfDefs("SubRegIndices")
[all...] |
| CodeGenRegisters.h | 55 Record *const TheDef;
128 Record *TheDef;
142 // Extract more information from TheDef. This is used to build an object
276 Record *TheDef;
317 Record *getDef() const { return TheDef; }
|
| CodeGenInstruction.cpp | 28 CGIOperandList::CGIOperandList(Record *R) : TheDef(R) {
139 PrintFatalError("'" + TheDef->getName() +
159 PrintFatalError(TheDef->getName() + ": Illegal operand name: '" + Op + "'");
169 PrintFatalError(TheDef->getName() + ": illegal empty suboperand name in '" +Op +"'");
179 PrintFatalError(TheDef->getName() + ": Illegal to refer to"
189 PrintFatalError(TheDef->getName() + ": unknown suboperand name in '" + Op + "'");
197 PrintFatalError(TheDef->getName() + ": unknown suboperand name in '" + Op + "'");
296 : TheDef(R), Operands(R), InferredFrom(nullptr) {
576 : TheDef(R) {
|
| FixedLenDecoderEmitter.cpp | 368 BitsInit &Bits = getBitsField(*AllInstructions[Opcode]->TheDef, "Inst");
376 AllInstructions[Opcode]->TheDef->getValueAsBitsInit("SoftFail");
388 return AllInstructions[Opcode]->TheDef->getName();
809 << NumberedInstructions->at(Opc)->TheDef->getName() << "\n";
824 << NumberedInstructions->at(Opc)->TheDef->getName()
[all...] |
| RegisterInfoEmitter.cpp | 79 Registers.front().TheDef->getValueAsString("Namespace");
329 Record *Reg = RE.TheDef;
347 std::string Namespace = Regs.front().TheDef->getValueAsString("Namespace");
396 Record *Reg = RE.TheDef;
449 Record *Reg = RE.TheDef;
457 std::string Namespace = Regs.front().TheDef->getValueAsString("Namespace");
[all...] |
| PseudoLoweringEmitter.cpp | 212 << Source.TheDef->getName() << ": {\n"
216 << Dest.TheDef->getName() << ");\n";
|
| CodeGenTarget.cpp | 333 return Rec1->TheDef->getName() < Rec2->TheDef->getName();
449 TheDef = R;
|
| CodeGenDAGPatterns.h | 771 if (Intrinsics[i].TheDef == R) return Intrinsics[i];
773 if (TgtIntrinsics[i].TheDef == R) return TgtIntrinsics[i];
787 if (Intrinsics[i].TheDef == R) return i;
789 if (TgtIntrinsics[i].TheDef == R) return i + Intrinsics.size();
|
| CodeEmitterGen.cpp | 246 Record *R = CGI->TheDef;
|
| CodeGenMapTable.cpp | 371 Record *CurInstr = NumberedInstructions[i]->TheDef;
|
| CodeGenDAGPatterns.cpp | [all...] |
| DAGISelMatcherEmitter.cpp | 478 OS << "TARGET_VAL(" << getQualifiedName(Reg->TheDef) << "),\n";
483 OS << getQualifiedName(Reg->TheDef) << ",\n";
|
| IntrinsicEmitter.cpp | 738 PrintFatalError("Intrinsic '" + Ints[i].TheDef->getName() +
794 PrintFatalError("Intrinsic '" + Intrinsic.TheDef->getName() + "': "
|
| X86RecognizableInstr.cpp | 196 Rec = insn.TheDef;
270 if (insn.TheDef->getValueAsBit("isAsmParserOnly"))
[all...] |
| DAGISelMatcherGen.cpp | [all...] |
