HomeSort by relevance Sort by last modified time
    Searched refs:r17 (Results 1 - 25 of 152) sorted by null

1 2 3 4 5 6 7

  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/v850/
fepsw.s 2 ldsr r17,fepsw
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/tilepro/
t_insns.s 353 { add r15, r16, r17 ; addi r5, r6, 5 ; lh r25, r26 }
354 { add r15, r16, r17 ; and r5, r6, r7 ; prefetch r25 }
355 { add r15, r16, r17 ; bitx r5, r6 ; lh r25, r26 }
356 { add r15, r16, r17 ; clz r5, r6 ; lh r25, r26 }
357 { add r15, r16, r17 ; dword_align r5, r6, r7 }
358 { add r15, r16, r17 ; info 19 }
359 { add r15, r16, r17 ; lb r25, r26 ; mulhh_uu r5, r6, r7 }
360 { add r15, r16, r17 ; lb r25, r26 ; s3a r5, r6, r7 }
361 { add r15, r16, r17 ; lb r25, r26 ; tblidxb3 r5, r6 }
362 { add r15, r16, r17 ; lb_u r25, r26 ; mulhlsa_uu r5, r6, r7
    [all...]
t_insns.d 328 9f0: [0-9a-f]* { add r15, r16, r17 ; addi r5, r6, 5 ; lh r25, r26 }
329 9f8: [0-9a-f]* { add r15, r16, r17 ; and r5, r6, r7 ; prefetch r25 }
330 a00: [0-9a-f]* { bitx r5, r6 ; add r15, r16, r17 ; lh r25, r26 }
331 a08: [0-9a-f]* { clz r5, r6 ; add r15, r16, r17 ; lh r25, r26 }
332 a10: [0-9a-f]* { dword_align r5, r6, r7 ; add r15, r16, r17 }
333 a18: [0-9a-f]* { add r15, r16, r17 ; info 19 }
334 a20: [0-9a-f]* { mulhh_uu r5, r6, r7 ; add r15, r16, r17 ; lb r25, r26 }
335 a28: [0-9a-f]* { add r15, r16, r17 ; s3a r5, r6, r7 ; lb r25, r26 }
336 a30: [0-9a-f]* { tblidxb3 r5, r6 ; add r15, r16, r17 ; lb r25, r26 }
337 a38: [0-9a-f]* { mulhlsa_uu r5, r6, r7 ; add r15, r16, r17 ; lb_u r25, r26
    [all...]
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/tilegx/
t_insns.s 272 { add r15, r16, r17 ; addi r5, r6, 5 ; ld2s r25, r26 }
273 { add r15, r16, r17 ; addxi r5, r6, 5 ; ld2u r25, r26 }
274 { add r15, r16, r17 ; andi r5, r6, 5 ; ld2u r25, r26 }
275 { add r15, r16, r17 ; cmoveqz r5, r6, r7 ; ld2s r25, r26 }
276 { add r15, r16, r17 ; cmpeq r5, r6, r7 ; ld4s r25, r26 }
277 { add r15, r16, r17 ; cmples r5, r6, r7 ; prefetch r25 }
278 { add r15, r16, r17 ; cmplts r5, r6, r7 ; prefetch_l1_fault r25 }
279 { add r15, r16, r17 ; cmpltu r5, r6, r7 ; prefetch_l2_fault r25 }
280 { add r15, r16, r17 ; ctz r5, r6 ; ld2s r25, r26 }
281 { add r15, r16, r17 ; fnop ; prefetch_l3 r25
    [all...]
t_insns.d 247 768: [0-9a-f]* { add r15, r16, r17 ; addi r5, r6, 5 ; ld2s r25, r26 }
248 770: [0-9a-f]* { add r15, r16, r17 ; addxi r5, r6, 5 ; ld2u r25, r26 }
249 778: [0-9a-f]* { add r15, r16, r17 ; andi r5, r6, 5 ; ld2u r25, r26 }
250 780: [0-9a-f]* { cmoveqz r5, r6, r7 ; add r15, r16, r17 ; ld2s r25, r26 }
251 788: [0-9a-f]* { add r15, r16, r17 ; cmpeq r5, r6, r7 ; ld4s r25, r26 }
252 790: [0-9a-f]* { add r15, r16, r17 ; cmples r5, r6, r7 ; prefetch r25 }
253 798: [0-9a-f]* { add r15, r16, r17 ; cmplts r5, r6, r7 ; prefetch_l1_fault r25 }
254 7a0: [0-9a-f]* { add r15, r16, r17 ; cmpltu r5, r6, r7 ; prefetch_l2_fault r25 }
255 7a8: [0-9a-f]* { ctz r5, r6 ; add r15, r16, r17 ; ld2s r25, r26 }
256 7b0: [0-9a-f]* { add r15, r16, r17 ; prefetch_l3 r25
    [all...]
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/i860/
dual03.s 8 adds -6,r17,r17
10 bla r21,r17,L1
15 bla r21,r17,L2
24 bla r21,r17,L1
35 bte r21,r17,DONE
bte.s 11 btne 29,%r17,some_label
23 bte 29,%r17,some_label
35 btne %r29,%r17,some_label
47 bte %r29,%r17,some_label
iarith.s 11 addu %r15,%r16,%r17
23 adds %r15,%r16,%r17
35 subu %r15,%r16,%r17
47 subs %r15,%r16,%r17
60 addu -8192,%r16,%r17
72 adds -8192,%r16,%r17
84 subu -8192,%r16,%r17
96 subs -8192,%r16,%r17
shift.s 11 shl %r15,%r16,%r17
23 shr %r15,%r16,%r17
35 shra %r15,%r16,%r17
47 shrd %r15,%r16,%r17
60 shl -8192,%r16,%r17
72 shr -8192,%r16,%r17
84 shra -8192,%r16,%r17
bitwise.s 11 and %r15,%r16,%r17
23 andnot %r15,%r16,%r17
35 or %r15,%r16,%r17
47 xor %r15,%r16,%r17
60 and 65535,%r16,%r17
72 andh 65535,%r16,%r17
84 andnot 65535,%r16,%r17
96 andnoth 65535,%r16,%r17
108 or 65535,%r16,%r17
120 orh 65535,%r16,%r17
    [all...]
dual03.d 13 c: fa ff 31 96 adds -6,%r17,%r17
15 14: 02 a8 20 b6 bla %r21,%r17,0x00000020 // 20 <L1>
21 24: 06 a8 20 b6 bla %r21,%r17,0x00000040 // 40 <L2>
31 44: f6 af 3f b6 bla %r21,%r17,0x00000020 // 20 <L1>
43 6c: 02 a8 20 5a bte %r21,%r17,0x00000078 // 78 <DONE>
iarith.d 15 14: 00 78 11 82 addu %r15,%r16,%r17
26 40: 00 78 11 92 adds %r15,%r16,%r17
37 6c: 00 78 11 8a subu %r15,%r16,%r17
48 98: 00 78 11 9a subs %r15,%r16,%r17
59 c4: 00 e0 11 86 addu -8192,%r16,%r17
70 f0: 00 e0 11 96 adds -8192,%r16,%r17
81 11c: 00 e0 11 8e subu -8192,%r16,%r17
92 148: 00 e0 11 9e subs -8192,%r16,%r17
bte.d 17 1c: 26 e8 20 56 btne 29,%r17,0x000000b8 // b8 <some_label>
29 48: 1b e8 20 5e bte 29,%r17,0x000000b8 // b8 <some_label>
41 74: 10 e8 20 52 btne %r29,%r17,0x000000b8 // b8 <some_label>
53 a0: 05 e8 20 5a bte %r29,%r17,0x000000b8 // b8 <some_label>
bitwise.d 15 14: 00 78 11 c2 and %r15,%r16,%r17
26 40: 00 78 11 d2 andnot %r15,%r16,%r17
37 6c: 00 78 11 e2 or %r15,%r16,%r17
48 98: 00 78 11 f2 xor %r15,%r16,%r17
59 c4: ff ff 11 c6 and 0xffff,%r16,%r17
70 f0: ff ff 11 ce andh 0xffff,%r16,%r17
81 11c: ff ff 11 d6 andnot 0xffff,%r16,%r17
92 148: ff ff 11 de andnoth 0xffff,%r16,%r17
103 174: ff ff 11 e6 or 0xffff,%r16,%r17
114 1a0: ff ff 11 ee orh 0xffff,%r16,%r17
    [all...]
xp.s 48 ldint.l %r17,%r20
64 ldint.s %r17,%r20
80 ldint.b %r17,%r20
97 ldio.l %r17,%r20
113 ldio.s %r17,%r20
129 ldio.b %r17,%r20
146 stio.l %r17,%r20
162 stio.s %r17,%r20
178 stio.b %r17,%r20
245 pfld.q %r17(%r12),%f1
    [all...]
shift.d 15 14: 00 78 11 a2 shl %r15,%r16,%r17
26 40: 00 78 11 aa shr %r15,%r16,%r17
37 6c: 00 78 11 ba shra %r15,%r16,%r17
48 98: 00 78 11 b2 shrd %r15,%r16,%r17
59 c4: 00 e0 11 a6 shl -8192,%r16,%r17
70 f0: 00 e0 11 ae shr -8192,%r16,%r17
81 11c: 00 e0 11 be shra -8192,%r16,%r17
  /external/libunwind/src/ia64/
setjmp.S 40 adds r17 = JB_BSP*8, r32
44 st8 [r17] = r2 // jmp_buf[JB_BSP] = bsp
Ginstall_cursor.S 68 ld8 r17 = [r2], 2*LOC_SIZE // r17 = loc[IA64_REG_FR17]
75 and r17 = -4, r17
79 ldf.fill f17 = [r17] // f17 restored (don't touch no more)
165 ld8 r17= [r3], (B4_LOC_OFF - B2_LOC_OFF) // r17 = b2_loc
176 and r17 = -4, r17
180 ld8 r17 = [r17] // r17 = *b2_lo
    [all...]
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/dlx/
branch.d 25 30: 4a 20 00 00 jr r17
27 38: 4e 20 00 00 jalr r17
  /external/clang/test/CXX/except/except.spec/
p3.cpp 73 extern void (*r17)(); // expected-note {{previous declaration}}
74 extern void (*r17)() noexcept(false); // expected-error {{does not match}}
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/cfi/
cfi-sh-1.d 21 DW_CFA_offset: r17 at cfa-8
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/d30v/
mul.d 13 18: 8a111493 0a10e3d0 mulx2h r17, r18, r19 <- mulx2h r14, r15, r16
19 48: 00f00000 0a111493 nop || mulx2h r17, r18, r19
mul.s 13 mulx2h r17,r18,r19
18 mulx2h r17, r18, r19 <- mul r14, r15, r16
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/score/
logical_32.d 22 1e: 8210 4420 and r16, r16, r17
36 44: 8210 4422 or r16, r16, r17
ls32ls16.d 95 27c: c23a800a lw r17, \[r26, 10\]
104 29c: c63a800a lh r17, \[r26, 10\]
113 2bc: da3a800a lbu r17, \[r26, 10\]
122 2dc: d23a800a sw r17, \[r26, 10\]
131 2fc: d63a800a sh r17, \[r26, 10\]
140 31c: de3a800a sb r17, \[r26, 10\]

Completed in 563 milliseconds

1 2 3 4 5 6 7