/external/llvm/test/CodeGen/SystemZ/ |
vec-cmp-03.ll | 207 define <4 x i32> @f19(<4 x i32> %val1, <4 x i32> %val2, 209 ; CHECK-LABEL: f19:
|
vec-cmp-04.ll | 207 define <2 x i64> @f19(<2 x i64> %val1, <2 x i64> %val2, 209 ; CHECK-LABEL: f19:
|
vec-move-09.ll | 168 define <4 x i32> @f19(<4 x i32> %val, i32 %index) { 169 ; CHECK-LABEL: f19:
|
/external/llvm/test/MC/Mips/mips2/ |
invalid-mips5.s | 48 luxc1 $f19,$s6($s5) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 73 swxc1 $f19,$t0($k0) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/valgrind/none/tests/ppc32/ |
test_dfp1.c | 34 register double f19 __asm__ ("fr19"); 369 double resx = f19;
|
/prebuilts/go/darwin-x86/pkg/bootstrap/src/bootstrap/asm/internal/asm/ |
operand_test.go | 333 {"F19", "F19"},
|
/prebuilts/go/linux-x86/pkg/bootstrap/src/bootstrap/asm/internal/asm/ |
operand_test.go | 333 {"F19", "F19"},
|
/external/clang/test/CodeGenCXX/ |
debug-info-line.cpp | 228 void f19(int a, int b) { function
|
/external/libunwind/src/ia64/ |
getcontext.S | 146 stf.spill [r9] = f19, (FR(21) - FR(19)) // M3
|
/external/llvm/test/CodeGen/PowerPC/ |
aantidep-def-ec.mir | 55 '%f17', '%f18', '%f19', '%f20', '%f21', '%f22',
|
/external/llvm/test/CodeGen/SPARC/ |
float.ll | 74 tail call void asm sideeffect "", "~{f0},~{f2},~{f3},~{f4},~{f5},~{f6},~{f7},~{f8},~{f9},~{f10},~{f11},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f22},~{f23},~{f24},~{f25},~{f26},~{f27},~{f28},~{f29},~{f30},~{f31}"()
|
fp128.ll | 60 call void asm sideeffect "", "~{f0},~{f1},~{f2},~{f3},~{f4},~{f5},~{f6},~{f7},~{f8},~{f9},~{f10},~{f11},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f22},~{f23},~{f24},~{f25},~{f26},~{f27},~{f28},~{f29},~{f30},~{f31}"()
|
/external/llvm/lib/Target/Mips/ |
MipsCallingConv.td | 147 F16, F17, F18, F19], 227 CCAssignToReg<[F12, F13, F14, F15, F16, F17, F18, F19]>>>, 319 F14, F15, F16, F17, F18, F19]>>>,
|
/external/llvm/lib/Target/PowerPC/Disassembler/ |
PPCDisassembler.cpp | 86 PPC::F16, PPC::F17, PPC::F18, PPC::F19, 128 PPC::F16, PPC::F17, PPC::F18, PPC::F19, 148 PPC::F16, PPC::F17, PPC::F18, PPC::F19,
|
/external/llvm/test/MC/Disassembler/Mips/mips32r2/ |
valid-mips32r2-el.txt | 102 0x60 0x98 0xf9 0x4f # CHECK: madd.s $f1, $f31, $f19, $f25 114 0x28 0x53 0x70 0x4e # CHECK: msub.s $f12, $f19, $f10, $f16 133 0x78 0x98 0x04 0x4f # CHECK: nmsub.s $f1, $f24, $f19, $f4
|
valid-xfail-mips32r2.txt | 19 0x46 0x3c 0x9c 0x34 # CHECK: c.olt.d $fcc4, $f19, $f28
|
/external/llvm/test/MC/Disassembler/Mips/mips32r3/ |
valid-mips32r3-el.txt | 99 0x60 0x98 0xf9 0x4f # CHECK: madd.s $f1, $f31, $f19, $f25 110 0x28 0x53 0x70 0x4e # CHECK: msub.s $f12, $f19, $f10, $f16 129 0x78 0x98 0x04 0x4f # CHECK: nmsub.s $f1, $f24, $f19, $f4
|
valid-xfail-mips32r3.txt | 19 0x46 0x3c 0x9c 0x34 # CHECK: c.olt.d $fcc4, $f19, $f28
|
/external/llvm/test/MC/Disassembler/Mips/mips32r5/ |
valid-mips32r5-el.txt | 99 0x60 0x98 0xf9 0x4f # CHECK: madd.s $f1, $f31, $f19, $f25 110 0x28 0x53 0x70 0x4e # CHECK: msub.s $f12, $f19, $f10, $f16 129 0x78 0x98 0x04 0x4f # CHECK: nmsub.s $f1, $f24, $f19, $f4
|
/external/llvm/test/MC/Disassembler/Mips/mips64r3/ |
valid-mips64r3-el.txt | 161 0x60 0x98 0xf9 0x4f # CHECK: madd.s $f1, $f31, $f19, $f25 173 0x28 0x53 0x70 0x4e # CHECK: msub.s $f12, $f19, $f10, $f16 190 0x78 0x98 0x04 0x4f # CHECK: nmsub.s $f1, $f24, $f19, $f4
|
/external/llvm/test/MC/Disassembler/Mips/mips64r5/ |
valid-mips64r5-el.txt | 161 0x60 0x98 0xf9 0x4f # CHECK: madd.s $f1, $f31, $f19, $f25 173 0x28 0x53 0x70 0x4e # CHECK: msub.s $f12, $f19, $f10, $f16 190 0x78 0x98 0x04 0x4f # CHECK: nmsub.s $f1, $f24, $f19, $f4
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/tic54x/ |
all-opcodes.d | [all...] |
/external/llvm/test/MC/Disassembler/Mips/mips64r2/ |
valid-mips64r2-el.txt | 164 0x60 0x98 0xf9 0x4f # CHECK: madd.s $f1, $f31, $f19, $f25 176 0x28 0x53 0x70 0x4e # CHECK: msub.s $f12, $f19, $f10, $f16 193 0x78 0x98 0x04 0x4f # CHECK: nmsub.s $f1, $f24, $f19, $f4
|
/art/runtime/arch/mips64/ |
quick_entrypoints_mips64.S | 234 s.d $f19, 72($sp) 249 * callee-save: padding + $f12-$f19 + $a1-$a7 + $s2-$s7 + $gp + $ra + $s8 = 24 total + 1 words padding + Method* 302 l.d $f19, 72($sp) 516 l.d $f19, 152($a1) 789 LOOP_OVER_SHORTY_LOADING_REG a7, f19, call_fn 893 LOOP_OVER_SHORTY_LOADING_REG a7, f19, call_sfn [all...] |
/external/google-breakpad/src/common/ |
dwarf_cfi_to_module.cc | 136 "$f14", "$f15", "$f16", "$f17", "$f18", "$f19", "$f20",
|