/external/llvm/test/CodeGen/X86/ |
lsr-static-addr.ll | 34 %mul = fmul double %tmp3, 2.300000e+00
|
machine-combiner.ll | 164 %t1 = fmul float %x2, %t0 165 %t2 = fmul float %x3, %t1 208 %t1 = fmul double %x2, %t0 209 %t2 = fmul double %x3, %t1 229 %t0 = fmul <4 x float> %x0, %x1 251 %t0 = fmul <2 x double> %x0, %x1 274 %t1 = fmul <4 x float> %x2, %t0 275 %t2 = fmul <4 x float> %x3, %t1 296 %t1 = fmul <2 x double> %x2, %t0 297 %t2 = fmul <2 x double> %x3, %t [all...] |
optimize-max-2.ll | 24 %1 = fmul double %0, 2.000000e+00 ; <double> [#uses=1]
|
lsr-reuse.ll | 33 %m = fmul double %t1, %t2 78 %m = fmul double %t1, %t2 124 %m = fmul double %t1, %t2 170 %m = fmul double %t1, %t2 213 %m = fmul double %t1, %t2 248 %m = fmul double %t1, %t2 380 %m = fmul double %t1, %t2 530 %t34 = fmul float %t23, %t33 ; <float> [#uses=1] 537 %t38 = fmul float %t8, 4.000000e+00 ; <float> [#uses=1] 539 %t39 = fmul float %t8, 1.600000e+01 ; <float> [#uses=1 [all...] |
fold-load-binops.ll | 89 %r = fmul float %a, %b 106 %r = fmul double %a, %b
|
/external/llvm/test/Transforms/IndVarSimplify/ |
lftr-promote.ll | 22 %4 = fmul double %3, 1.100000e+00 ; <double> [#uses=1]
|
ult-sub-to-eq.ll | 20 %mul = fmul float %1, %d
|
/external/llvm/test/Transforms/InstCombine/ |
fpextend.ll | 22 %tmp5 = fmul double %tmp1, %tmp23 ; <double> [#uses=1]
|
phi-merge-gep.ll | 49 %36 = fmul float %30, -1.500000e+00 ; <float> [#uses=1] 50 %37 = fmul float %31, -1.500000e+00 ; <float> [#uses=1] 53 %40 = fmul float %32, 0x3FEBB67AE0000000 ; <float> [#uses=2] 54 %41 = fmul float %33, 0x3FEBB67AE0000000 ; <float> [#uses=2]
|
/external/llvm/test/Transforms/LoopVectorize/ |
write-only.ll | 17 %4 = fmul float %3, 3.000000e+00
|
runtime-check.ll | 27 %mul = fmul float %0, 3.000000e+00, !dbg !7 56 %m = fmul fast float %b, %l2
|
/prebuilts/go/darwin-x86/pkg/bootstrap/src/bootstrap/internal/obj/ppc64/ |
anames.go | 101 "FMUL",
|
/prebuilts/go/linux-x86/pkg/bootstrap/src/bootstrap/internal/obj/ppc64/ |
anames.go | 101 "FMUL",
|
/external/llvm/lib/Target/Mips/ |
MicroMipsInstrFPU.td | 6 def FMUL_S_MM : MMRel, ADDS_FT<"mul.s", FGR32Opnd, II_MUL_S, 1, fmul>, 15 def FMUL_MM : MMRel, ADDS_FT<"mul.d", AFGR64Opnd, II_MUL_D, 1, fmul>,
|
/external/llvm/test/CodeGen/ARM/ |
crash.ll | 37 %tmp10 = fmul <4 x float> undef, %tmp9 58 %tmp81 = fmul <4 x float> undef, %tmp78
|
/external/llvm/test/CodeGen/Mips/msa/ |
arithmetic_float.ll | 75 %3 = fmul <4 x float> %1, %2 76 ; CHECK-DAG: fmul.w [[R3:\$w[0-9]+]], [[R1]], [[R2]] 91 %3 = fmul <2 x double> %1, %2 92 ; CHECK-DAG: fmul.d [[R3:\$w[0-9]+]], [[R1]], [[R2]] 150 %4 = fmul <4 x float> %2, %3 170 %4 = fmul <2 x double> %2, %3 278 %3 = fmul <4 x float> <float 2.0, float 2.0, float 2.0, float 2.0>, %2 295 %3 = fmul <2 x double> <double 2.0, double 2.0>, %2
|
/external/llvm/test/CodeGen/PowerPC/ |
vsx-elementary-arith.ll | 46 %mul = fmul float %0, %1 103 %mul = fmul double %0, %1
|
/external/llvm/test/CodeGen/Thumb2/ |
2009-07-30-PEICrash.ll | 63 %6 = fmul float %4, %5 ; <float> [#uses=1] 65 %8 = fmul float undef, 0x3FF6A09E60000000 ; <float> [#uses=1] 71 %14 = fmul float %13, undef ; <float> [#uses=2] 74 %17 = fmul float %15, %16 ; <float> [#uses=1] 80 %23 = fmul float %22, 0x3FF6A09E60000000 ; <float> [#uses=1] 82 %25 = fmul float %24, 0x3FFD906BC0000000 ; <float> [#uses=2] 83 %26 = fmul float undef, 0x3FF1517A80000000 ; <float> [#uses=1] 85 %28 = fmul float %19, 0xC004E7AEA0000000 ; <float> [#uses=1]
|
/external/llvm/test/Transforms/SLPVectorizer/X86/ |
crash_bullet3.ll | 39 %mul292 = fmul float %sub275, 5.000000e-01 41 %mul295 = fmul float %sub279, 5.000000e-01
|
/external/valgrind/none/tests/ppc32/ |
round.stdout.exp | [all...] |
/external/valgrind/none/tests/ppc64/ |
round.stdout.exp | [all...] |
/external/clang/test/CodeGen/ |
aarch64-neon-scalar-x-indexed-elem.c | 13 // CHECK: fmul {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}.s[1] 19 // CHECK: fmul {{d[0-9]+}}, {{d[0-9]+}}, {{v[0-9]+.d\[0\]|d[0-9]+}} 25 // CHECK: fmul {{s[0-9]+}}, {{s[0-9]+}}, {{v[0-9]+}}.s[3] 31 // CHECK: fmul {{d[0-9]+}}, {{d[0-9]+}}, {{v[0-9]+}}.d[1] 37 // CHECK: fmul {{d[0-9]+}}, {{d[0-9]+}}, {{v[0-9]+.d\[0\]|d[0-9]+}}
|
/external/llvm/test/Analysis/ScalarEvolution/ |
scev-aa.ll | 27 %z = fmul double %x, %y 66 %z = fmul double %x, %y 73 %b = fmul double %x, %a 123 %z = fmul double %x, %y 130 %b = fmul double %x, %a
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/mn10300/ |
am33-2.d | [all...] |
/external/llvm/lib/Target/SystemZ/ |
SystemZInstrFP.td | 378 def MEEBR : BinaryRRE<"meeb", 0xB317, fmul, FP32, FP32>; 379 def MDBR : BinaryRRE<"mdb", 0xB31C, fmul, FP64, FP64>; 380 def MXBR : BinaryRRE<"mxb", 0xB34C, fmul, FP128, FP128>; 382 def MEEB : BinaryRXE<"meeb", 0xED17, fmul, FP32, load, 4>; 383 def MDB : BinaryRXE<"mdb", 0xED1C, fmul, FP64, load, 8>; 387 def : Pat<(fmul (f64 (fextend FP32:$src1)), (f64 (fextend FP32:$src2))), 393 def : Pat<(fmul (f64 (fextend FP32:$src1)), 400 def : Pat<(fmul (f128 (fextend FP64:$src1)), (f128 (fextend FP64:$src2))), 406 def : Pat<(fmul (f128 (fextend FP64:$src1)),
|