HomeSort by relevance Sort by last modified time
    Searched full:machine (Results 2276 - 2300 of 8360) sorted by null

<<919293949596979899100>>

  /external/libnfc-nxp/src/
phFriNfc_MapTools.h 83 * \name NDEF Mapping - states of the Finite State machine
  /external/libunwind/doc/
unw_init_remote.man 51 structure containing the machine\-state of the initial stack frame.
  /external/libunwind/src/ppc32/
Gresume.c 55 cursor C and establishing them as the current machine state. */
  /external/libunwind/src/ppc64/
Gresume.c 55 cursor C and establishing them as the current machine state. */
  /external/libunwind/src/x86/
Gresume.c 32 cursor C and establishing them as the current machine state. */
getcontext-linux.S 30 Saves the machine context in UCP necessary for libunwind.
  /external/llvm/docs/
WritingAnLLVMBackend.rst 17 the LLVM Intermediate Representation (IR) to code for a specified machine or
18 other languages. Code intended for a specific machine can take the form of
49 machine code for a specified target. Pay particular attention to the
52 Insertion, Late Machine Code Optimizations, and Code Emission.
69 assembly printer. "Using As" contains a list of target machine dependent
76 specified target (machine or other language), follow these steps:
79 characteristics of your target machine. Copy existing examples of specific
96 machine instructions supported by the target machine.
109 your target machine. You should add assembly strings to the instruction
    [all...]
  /external/llvm/include/llvm/CodeGen/
AtomicExpandUtils.h 25 /// cmpxchg. You'll want to make sure your target machine likes cmpxchg
MachORelocation.h 31 uint8_t r_type; // if not 0, machine-specific relocation type.
MachineBlockFrequencyInfo.h 28 /// to estimate machine basic block frequencies.
MachineInstrBundle.h 10 // This file provide utility functions to manipulate machine instruction
22 /// finalizeBundle - Finalize a machine instruction bundle which includes
234 /// MIBundleOperands - Iterate over all operands in a bundle of machine
245 /// machine instructions.
ScheduleDAGInstrs.h 94 /// TargetSchedModel provides an interface to the machine model.
126 /// After calling BuildSchedGraph, each machine instruction in the current
175 /// \brief Get the machine model for instruction scheduling.
266 /// machine operand.
  /external/llvm/include/llvm/MC/
MCLabel.h 1 //===- MCLabel.h - Machine Code Directional Local Labels --------*- C++ -*-===//
MCTargetOptions.h 26 /// Enables AddressSanitizer instrumentation at machine level.
MCWin64EH.h 1 //===- MCWin64EH.h - Machine Code Win64 EH support --------------*- C++ -*-===//
  /external/llvm/lib/CodeGen/
DFAPacketizer.cpp 134 // canReserveResources - Check if the resources occupied by a machine
141 // reserveResources - Reserve the resources occupied by a machine
204 // PacketizeMIs - Bundle machine instructions into packets.
240 // Ask DFA if machine resource is available for MI.
LLVMTargetMachine.cpp 48 // FIXME: Having an MCSubtargetInfo on the target machine is a hack due
101 // Add internal analysis passes from the target machine.
233 /// machine code emitted with the MCJIT. This method returns true if machine
MachineFunctionPrinterPass.cpp 56 "Machine Function Printer", false, false)
MachinePassRegistry.cpp 10 // This file contains the machine function pass registry for register allocators
TargetOptionsImpl.cpp 24 /// optimization should be disabled for the given machine function.
  /external/llvm/lib/CodeGen/SelectionDAG/
InstrEmitter.cpp 59 /// the chain and glue. These operands may be implicit on the machine instr.
83 /// EmitCopyFromReg - Generate machine code for an CopyFromReg node or an
261 // the machine instruction.
308 /// specified machine instr. Insert register copies if the register is
370 /// AddOperand - Add the specified operand to the specified machine instr. II
466 /// EmitSubregNode - Generate machine code for subreg nodes.
523 // Create the extract_subreg machine instruction.
555 // Create the insert_subreg or subreg_to_reg machine instruction.
581 /// EmitCopyToRegClassNode - Generate machine code for COPY_TO_REGCLASS nodes.
604 /// EmitRegSequence - Generate machine code for REG_SEQUENCE nodes
    [all...]
  /external/llvm/lib/Target/AMDGPU/
R600MachineScheduler.h 11 /// \brief R600 Machine Scheduler interface
  /external/llvm/lib/Target/Hexagon/
HexagonAsmPrinter.h 1 //===-- HexagonAsmPrinter.h - Print machine code to an Hexagon .s file ----===//
HexagonMachineFunctionInfo.h 1 //=- HexagonMachineFunctionInfo.h - Hexagon machine function info -*- C++ -*-=//
HexagonTargetTransformInfo.h 10 /// Hexagon target machine. It uses the target's detailed information to provide

Completed in 1115 milliseconds

<<919293949596979899100>>