/prebuilts/go/linux-x86/src/runtime/ |
defs_linux_amd64.go | 230 r11 uint64
|
signal_darwin_arm64.go | 26 func (c *sigctxt) r11() uint64 { return c.regs().x[11] } func
|
signal_linux_arm64.go | 26 func (c *sigctxt) r11() uint64 { return c.regs().regs[11] } func
|
sys_darwin_arm.s | 222 MOVW $runtime·badsignal(SB), R11 223 BL (R11) 235 MOVW g_m(g), R11 236 MOVW m_gsignal(R11), R5
|
sys_linux_arm.s | 341 MOVW fn+0(FP), R11 342 BL (R11) 356 MOVW $runtime·sigtrampgo(SB), R11 357 BL (R11)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arc/ |
math.s | 48 @OC@.z r9,r10,r11
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/cr16/ |
cbitw_test.d | 35 60: f5 6a 3a 4a cbitw \$0x3:s,\[r12\]0xa7a:m\(r11,r10\) 43 80: fd 6a 3a 4a cbitw \$0x3:s,\[r13\]0xa7a:m\(r11,r10\) 62 c4: f5 6a da 4a cbitw \$0xd:s,\[r12\]0xafa:m\(r11,r10\) 70 e4: fd 6a da 4a cbitw \$0xd:s,\[r13\]0xafa:m\(r11,r10\)
|
sbitw_test.d | 35 60: f5 72 3a 4a sbitw \$0x3:s,\[r12\]0xa7a:m\(r11,r10\) 43 80: fd 72 3a 4a sbitw \$0x3:s,\[r13\]0xa7a:m\(r11,r10\) 62 c4: f5 72 da 4a sbitw \$0xd:s,\[r12\]0xafa:m\(r11,r10\) 70 e4: fd 72 da 4a sbitw \$0xd:s,\[r13\]0xafa:m\(r11,r10\)
|
tbitw_test.d | 35 60: f5 7a 3a 4a tbitw \$0x3:s,\[r12\]0xa7a:m\(r11,r10\) 43 80: fd 7a 3a 4a tbitw \$0x3:s,\[r13\]0xa7a:m\(r11,r10\) 62 c4: f5 7a da 4a tbitw \$0xd:s,\[r12\]0xafa:m\(r11,r10\) 70 e4: fd 7a da 4a tbitw \$0xd:s,\[r13\]0xafa:m\(r11,r10\)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/cris/ |
rd-tls-2.d | 44 [ ]+70: 5fbd 0000 699a[ ]+move\.d \[\$?r11\+0\],\$?r9
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/crx/ |
load_stor_insn.s | 109 stord $0x0, -034(r11)+
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ |
x86-64-bundle.s | 88 lock addl $0x11223344,%fs:0x7ff(%r11)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/ia64/ |
pseudo.d | 22 [[:space:]]*[[:xdigit:]]*:[[:space:][:xdigit:]]+(\[[[:upper:]]+\])?[[:space:]]+ld16 r11,ar\.csd=\[r0\]
|
unwind-bad.s | 58 .spillreg f4, r11
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/ppc/ |
booke.d | 13 c: (7c 0b 67 24|24 67 0b 7c) tlbsx r11,r12
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/sh/sh64/ |
err-1.s | 24 ld.w r46,301,r11 ! { dg-error "not an even value" }
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/v850/ |
v850e1.d | 24 0x0+34 ea 5f c2 62 [ ]*divu r10, r11, r12
|
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-cris/ |
tls-e-20.d | 61 80094: 41b2 moveq 1,\$r11
|
/toolchain/binutils/binutils-2.25/ld/testsuite/ld-vax-elf/ |
plt-local.dd | 12 100c: fc 0f \.word 0x0ffc # Entry mask: < r11 r10 r9 r8 r7 r6 r5 r4 r3 r2 >
|
/external/llvm/test/MC/Disassembler/X86/ |
simple-tests.txt | 617 # CHECK: bextrq %r12, %r11, %r10 629 # CHECK: bzhiq %r12, %r11, %r10 638 # CHECK: pextq %r12, %r11, %r10 641 # CHECK: pextq (%rax), %r11, %r10 650 # CHECK: pdepq %r12, %r11, %r10 653 # CHECK: pdepq (%rax), %r11, %r10 662 # CHECK: mulxq %r12, %r11, %r10 665 # CHECK: mulxq (%rax), %r11, %r10 689 # CHECK: shlxq %r12, %r11, %r10 701 # CHECK: sarxq %r12, %r11, %r1 [all...] |
/bionic/libc/kernel/uapi/asm-x86/asm/ |
sigcontext.h | 162 __u64 r11; member in struct:sigcontext_64 235 __u64 r11; member in struct:sigcontext
|
/external/kernel-headers/original/uapi/asm-x86/asm/ |
sigcontext.h | 241 __u64 r11; member in struct:sigcontext_64 328 __u64 r11; member in struct:sigcontext
|
/external/libavc/common/arm/ |
ih264_resi_trans_quant_a9.s | 96 add r11, sp, #40 @decrement stack pointer,to accomodate two variables 97 ldmfd r11, {r4-r10} @load the strides into registers 112 mov r11, #0 113 sub r7, r11, r7 @Negate the qbit value for usiing LSL 293 add r11, sp, #40 @decrement stack pointer,to accomodate two variables 294 ldmfd r11, {r4-r10} @load the strides into registers 307 mov r11, #0 308 sub r7, r11, r7 @Negate the qbit value for usiing LSL
|
/external/llvm/lib/ExecutionEngine/Orc/ |
OrcTargetSupport.cpp | 34 0x41, 0x53, // 0x10: pushq %r11 58 0x41, 0x5b, // 0x5c: popq %r11
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMUnwindOpAsm.cpp | 69 // One byte opcode to save register r14 and r11-r4 74 // Compute the consecutive registers from r4 to r11.
|