HomeSort by relevance Sort by last modified time
    Searched full:r11 (Results 751 - 775 of 1806) sorted by null

<<31323334353637383940>>

  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-cris/
tls-dso-tpoffgotcomm1.d 40 1b8: 41b2 moveq 1,\$r11
tls-e-tpoffgotcomm1.d 38 80094: 41b2 moveq 1,\$r11
  /external/google-breakpad/src/client/linux/dump_writer_common/
seccomp_unwinder.cc 62 uint64_t r11; member in struct:google_breakpad::__anon12764
96 cpu->r11 = seccomp_stackframe.r11;
  /external/libjpeg-turbo/simd/
jquantf-sse2-64.asm 35 ; r11 = JDIMENSION start_col
109 ; r11 = FAST_FLOAT * divisors
122 mov rdx, r11
jquanti-sse2-64.asm 35 ; r11 = JDIMENSION start_col
111 ; r11 = DCTELEM * divisors
124 mov rdx, r11
  /external/llvm/test/CodeGen/Hexagon/
remove_lsr.ll 8 ; r17:16 = lsr(r11:10, #32)
11 ; r17:16 = lsr(r11:10, #32)
12 ; .. = r11
  /external/llvm/test/CodeGen/SystemZ/
frame-14.ll 32 ; CHECK-FP: mvi 4095(%r11), 42
50 ; CHECK-FP: mviy 4096(%r11), 42
71 ; CHECK-FP: mviy 524287(%r11), 42
94 ; CHECK-FP: agr %r1, %r11
117 ; CHECK-FP: agr %r1, %r11
139 ; CHECK-FP: agr %r1, %r11
164 ; CHECK-FP: agr %r1, %r11
187 ; CHECK-FP: agr %r1, %r11
216 ; CHECK-FP: la [[R2:%r[1-5]]], 8([[R1]],%r11)
242 ; CHECK-FP: stg [[REGISTER:%r[1-9][0-4]?]], [[OFFSET:160|168]](%r11)
    [all...]
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/
omxVCM4P10_DequantTransformResidualFromPairAndAdd_s.S 43 LDR r11, .LarmVCM4P10_QPModuloTable
44 P0: ADD r11, pc
49 LDRSB r12,[r11,r1]
  /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/ppc/
filter_bilinear_altivec.asm 168 mfspr r11, 256 ;# get old VRSAVE
169 oris r12, r11, 0xf830
241 mtspr 256, r11 ;# reset old VRSAVE
253 mfspr r11, 256 ;# get old VRSAVE
254 oris r12, r11, 0xf830
327 mtspr 256, r11 ;# reset old VRSAVE
339 mfspr r11, 256 ;# get old VRSAVE
340 oris r12, r11, 0xfff0
435 mtspr 256, r11 ;# reset old VRSAVE
530 mfspr r11, 256 ;# get old VRSAV
    [all...]
idctllm_altivec.asm 25 mfspr r11, 256 ;# get old VRSAVE
26 oris r12, r11, 0xfff8
167 mtspr 256, r11 ;# reset old VRSAVE
sad_altivec.asm 28 mfspr r11, 256 ;# get old VRSAVE
29 oris r12, r11, 0xffc0
42 mtspr 256, r11 ;# reset old VRSAVE
  /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/encoder/ppc/
fdct_altivec.asm 28 mfspr r11, 256 ;# get old VRSAVE
29 oris r12, r11, 0xfffc
51 mtspr 256, r11 ;# reset old VRSAVE
  /prebuilts/go/darwin-x86/src/runtime/
rt0_linux_arm.s 17 // actually cares that R11 is preserved.
23 MOVW R11, 32(R13)
50 MOVW 32(R13), R11
  /prebuilts/go/linux-x86/src/runtime/
rt0_linux_arm.s 17 // actually cares that R11 is preserved.
23 MOVW R11, 32(R13)
50 MOVW 32(R13), R11
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/ppc/
e500mc.d 29 4c: (7d 4b 60 3a|3a 60 4b 7d) ldepx r10,r11,r12
43 84: (7d 2a 5d 86|86 5d 2a 7d) stwdx r9,r10,r11
52 a8: (7c 0b 67 fe|fe 67 0b 7c) dcbzep r11,r12
vle.s 21 .equ r11,11
56 e_andi. r11,r13,0x39
64 e_cmph 1,r7,r11
  /external/boringssl/linux-x86_64/crypto/aes/
aes-x86_64.S 185 movzbl (%r14,%r11,1),%r11d
580 movzbl (%r14,%r11,1),%r11d
658 leaq (%rcx,%rcx,1),%r11
662 andq %rdi,%r11
666 xorq %rdx,%r11
671 andq %r11,%r13
677 leaq (%r11,%r11,1),%r12
696 xorq %rcx,%r11
713 xorq %r13,%r11
    [all...]
aesni-x86_64.S 506 movq %rcx,%r11
528 movq %r11,%rcx
555 movq %r11,%rcx
671 movq %r11,%rcx
694 movups (%r11),%xmm0
700 movq %r11,%rcx
851 leaq 0(%rcx),%r11
860 movups (%r11),%xmm0
865 movups 16(%r11),%xmm1
868 movups 32(%r11),%xmm
    [all...]
  /external/boringssl/mac-x86_64/crypto/aes/
aes-x86_64.S 185 movzbl (%r14,%r11,1),%r11d
580 movzbl (%r14,%r11,1),%r11d
658 leaq (%rcx,%rcx,1),%r11
662 andq %rdi,%r11
666 xorq %rdx,%r11
671 andq %r11,%r13
677 leaq (%r11,%r11,1),%r12
696 xorq %rcx,%r11
713 xorq %r13,%r11
    [all...]
aesni-x86_64.S 505 movq %rcx,%r11
527 movq %r11,%rcx
554 movq %r11,%rcx
670 movq %r11,%rcx
693 movups (%r11),%xmm0
699 movq %r11,%rcx
850 leaq 0(%rcx),%r11
859 movups (%r11),%xmm0
864 movups 16(%r11),%xmm1
867 movups 32(%r11),%xmm
    [all...]
  /external/boringssl/src/crypto/bn/asm/
armv4-mont.pl 67 $ahi="r11"; # fp
286 stmdb sp!,{r4-r11}
634 ldmia $nptr!, {r8-r11}
638 sbcs r11,r7,r11
640 stmia $rptr!, {r8-r11}
645 sub r11,$bptr,sp @ this is num*4
648 sub $rptr,$rptr,r11 @ rewind $rptr
654 ldmia $rptr, {r8-r11}
660 movcc r11,r
643 sub r11,$bptr,sp @ this is num*4 subroutine
    [all...]
  /external/libhevc/common/arm/
ihevc_weighted_pred_bi.s 132 @ r11 => lvl_shift1
152 ldr r11,[sp,#68] @load lvl_shift1
155 mul r4,r11,r6 @lvl_shift1 * wgt0
252 rsb r11,r9,r3,lsl #2 @2*src_strd1 - wd
255 add r0,r0,r11 @pi2_src1 + 4*src_strd1 - 2*wd(since pi2_src1 is 16 bit pointer double the increment with double the wd decrement)
  /external/llvm/test/CodeGen/XCore/
codemodel.ll 22 ; LARGE: ldaw r11, cp[.LCPI{{[0-9_]*}}]
23 ; LARGE: mov r1, r11
24 ; LARGE: ldaw r11, cp[.LCPI{{[0-9_]*}}]
26 ; LARGE: mov r11, r1
28 ; LARGE: ldw r0, r11[0]
  /hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/encoder/arm/armv5te/
boolhuff_armv5te.asm 274 ldrb r11, [r7, r4]
275 cmpge r11, #0xff
289 add r11, r4, #1 ; w->pos++
291 str r11, [r0, #vp8_writer_pos]
294 VALIDATE_POS r9, r11 ; validate_buffer at pos
  /prebuilts/go/darwin-x86/src/cmd/internal/rsc.io/x86/x86asm/
plan9x.go 207 R11B: "R11",
223 R11W: "R11",
239 R11L: "R11",
255 R11: "R11",

Completed in 1219 milliseconds

<<31323334353637383940>>