/toolchain/binutils/binutils-2.25/ld/testsuite/ld-ia64/ |
merge3.d | 8 [ ]*[a-f0-9]+: 0b 60 80 02 00 24 \[MMI\] addl r12=32,r1;; 9 [ ]*[a-f0-9]+: c0 40 05 00 48 00 addl r12=40,r1 11 [ ]*[a-f0-9]+: 01 60 60 02 00 24 \[MII\] addl r12=24,r1
|
merge3.s | 14 addl r12=@ltoffx(.LC1),r1 ;; 15 addl r12=@ltoffx(.LC4),r1 ;; 16 addl r12=@ltoffx(.LC5),r1 ;;
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/cris/ |
x-to-dword-sreg.d | 113 [ ]+236:[ ]+42a5 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\$?r10\.b\],.* 114 [ ]+23a:[ ]+4a29 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\]\.b\],.* 115 [ ]+23e:[ ]+4a2d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\+\]\.b\],.* 116 [ ]+242:[ ]+4a2d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\+\]\.b\],.* 117 [ ]+246:[ ]+52a5 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\$?r10\.w\],.* 118 [ ]+24a:[ ]+5a29 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\]\.w\],.* 119 [ ]+24e:[ ]+5a2d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\+\]\.w\],.* 120 [ ]+252:[ ]+5a2d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\+\]\.w\],.* 121 [ ]+256:[ ]+62a5 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\$?r10\.d\],.* 122 [ ]+25a:[ ]+6a29 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r10\]\.d\],. [all...] |
binop-cmpmovx.d | 141 [ ]+228:[ ]+4205 @IM+4c5c@[ ]+@OC@\.b \[\$?r12=\$?r2\+\$?r0\.b\],\$?r5 142 [ ]+22c:[ ]+4255 @IM+5cdc@[ ]+@OC@\.w \[\$?r12=\$?r2\+\$?r5\.b\],\$?r13 143 [ ]+230:[ ]+4029 @IM+4c5c@[ ]+@OC@\.b \[\$?r12=\$?r2\+\[\$?r0\]\.b\],\$?r5 144 [ ]+234:[ ]+4529 @IM+5cdc@[ ]+@OC@\.w \[\$?r12=\$?r2\+\[\$?r5\]\.b\],\$?r13 145 [ ]+238:[ ]+402d @IM+4c5c@[ ]+@OC@\.b \[\$?r12=\$?r2\+\[\$?r0\+\]\.b\],\$?r5 146 [ ]+23c:[ ]+452d @IM+5cdc@[ ]+@OC@\.w \[\$?r12=\$?r2\+\[\$?r5\+\]\.b\],\$?r13 147 [ ]+240:[ ]+452d @IM+5cdc@[ ]+@OC@\.w \[\$?r12=\$?r2\+\[\$?r5\+\]\.b\],\$?r13 148 [ ]+244:[ ]+5205 @IM+4c5c@[ ]+@OC@\.b \[\$?r12=\$?r2\+\$?r0\.w\],\$?r5 149 [ ]+248:[ ]+5255 @IM+5cdc@[ ]+@OC@\.w \[\$?r12=\$?r2\+\$?r5\.w\],\$?r13 150 [ ]+24c:[ ]+5029 @IM+4c5c@[ ]+@OC@\.b \[\$?r12=\$?r2\+\[\$?r0\]\.w\],\$?r [all...] |
x-to-byte-sreg.d | 58 [ ]+ba:[ ]+4205 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\$?r0\.b\],.* 59 [ ]+be:[ ]+4029 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r0\]\.b\],.* 60 [ ]+c2:[ ]+402d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r0\+\]\.b\],.* 61 [ ]+c6:[ ]+5205 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\$?r0\.w\],.* 62 [ ]+ca:[ ]+5029 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r0\]\.w\],.* 63 [ ]+ce:[ ]+502d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r0\+\]\.w\],.* 64 [ ]+d2:[ ]+6205 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\$?r0\.d\],.* 65 [ ]+d6:[ ]+6029 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r0\]\.d\],.* 66 [ ]+da:[ ]+602d @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+\[\$?r0\+\]\.d\],.* 67 [ ]+de:[ ]+0021 @IM+3c0e@[ ]+move[ ]+\[\$?r12=\$?r2\+0\],. [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/arm/neon/ |
buildintrapredictorsmby_neon.asm | 44 mov r12, #128 45 vdup.u8 q0, r12 48 mov r12, #0 67 add r12, r4, r6 84 add r12, r12, r3 85 add r12, r12, r4 86 add r12, r12, r [all...] |
/frameworks/rs/cpu_ref/ |
rsCpuIntrinsics_neon_Blur.S | 73 * r12 -- switch index 83 .macro fetch, max_r=MAX_R, labelc=1, labelnc=2, reg=r12 /*{{{*/ 84 .ifc \reg,r12 ; .set cc, 1 ; .else ; .set cc, 0 ; .endif 265 * r12 -- temp buffer pointer 274 ldr r12, [pc, r5, LSL #2] 275 add pc, pc, r12 345 ldr r12, [pc, r5, LSL #2] 346 add pc, pc, r12 477 ldr r12, [pc, r5, LSL #2] 478 add pc, pc, r12 [all...] |
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/sh/ |
tlspic.d | 10 0: 2f c6 [ ]*mov\.l r12,@-r15 14 8: dc 07 [ ]*mov\.l 28 <fn\+0x28>,r12[ ]+! 0 .* 15 a: 3c 0c [ ]*add r0,r12 18 10: 00 ce [ ]*mov\.l @\(r0,r12\),r0 29 24: 6c f6 [ ]*mov\.l @r15\+,r12
|
/external/tremolo/Tremolo/ |
mdctLARM.s | 61 LDMDB r2!,{r5,r6,r7,r12} 66 MOV r12,r12,ASR #9 @ r12= (*--r)>>9 68 MOV r14,r12,ASR #15 70 EORNE r12,r4, r14,ASR #31 71 STRH r12,[r0], r3 121 LDR r12,[r2],#8 126 RSB r12,r12,# [all...] |
/bionic/libc/arch-arm/krait/bionic/ |
memcpy_base.S | 59 mov r12, r2, lsr #6 60 cmp r12, #PLDTHRESH 68 cmp r12, #BBTHRESH 77 cmp r12, lr, lsr #6 88 sub r12, r12, lr, lsr #6 90 cmp r9, r12 92 suble r12, r12, r9 93 movgt r9, r12 [all...] |
/frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV5E/ |
convolve_opt.s | 34 STMFD r13!, {r4 - r12, r14} 52 LDRSH r12, [r6], #2 @ *tmpX++ 55 MLA r8, r12, r14, r8 58 LDRSH r12, [r6], #2 @ *tmpX++ 62 MLA r8, r12, r14, r8 79 LDRSH r12, [r6], #2 84 MLA r8, r12, r14, r8 91 LDRSH r12, [r6], #2 @ *tmpX++ 94 MLA r8, r12, r14, r8 97 LDRSH r12, [r6], #2 @ *tmpX+ [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vpx_scale/arm/neon/ |
vp8_vpxyv12_copysrcframe_func_neon.asm | 50 mov r12, r5 61 sub r12, r12, #128 62 cmp r12, #128 73 cmp r12, #0 79 sub r12, r12, #8 80 cmp r12, #8 85 cmp r12, #0 90 subs r12, r12, # [all...] |
/external/libhevc/common/arm/ |
ihevc_intra_pred_chroma_horz.s | 99 stmfd sp!, {r4-r12, r14} @stack stores the values of the arguments 105 add r12,r0,r6 @*pu1_ref[four_nt] 115 sub r12,r12,#16 @move to 16th value pointer 119 vld1.16 {q0},[r12] @load 16 values. d1[7] will have the 1st value. 120 sub r12,r12,#16 121 vld1.16 {q5},[r12] @load 16 values. d1[7] will have the 1st value. 177 sub r12,r12,#16 @move to 16th value pointe [all...] |
ihevc_inter_pred_chroma_horz.s | 108 stmfd sp!, {r4-r12, r14} @stack stores the values of the arguments 121 sub r12,r0,#2 @pu1_src - 2 123 add r4,r12,r2 @pu1_src_tmp2_8 = pu1_src + src_strd 152 add r4,r12,r2 154 and r0, r12, #31 156 pld [r12, r2, lsl #1] 161 vld1.u32 {q0},[r12],r11 @vector load pu1_src 163 vld1.u32 {q1},[r12],r11 @vector load pu1_src 165 vld1.u32 {q2},[r12],r11 @vector load pu1_src 167 vld1.u32 {q3},[r12],r9 @vector load pu1_sr [all...] |
/external/boringssl/win-x86_64/crypto/sha/ |
sha512-x86_64.asm | 35 push r12 65 mov r12,QWORD[rsi] 68 bswap r12 76 mov QWORD[rsp],r12 81 add r12,r11 86 add r12,r15 89 add r12,QWORD[rbp] 98 add r12,r13 101 add rdx,r12 102 add r11,r12 [all...] |
/frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/ |
armVCM4P10_InterpolateLuma_DiagCopy_unsafe_s.S | 33 LDR r12, =0xff00ff 47 AND r11,r12,r11,LSR #5 48 AND r10,r12,r10,LSR #5 49 AND r5,r12,r5,LSR #5 50 AND r4,r12,r4,LSR #5 64 LDR r12, =0xff00ff 79 AND r11,r12,r11,LSR #5 80 AND r10,r12,r10,LSR #5 81 AND r5,r12,r5,LSR #5 82 AND r4,r12,r4,LSR # [all...] |
omxVCM4P10_InterpolateLuma_s.S | 30 PUSH {r4-r12,lr} 62 ADD r12,r0,r1,LSL #1 64 VLD1.8 {d11},[r12],r1 66 VLD1.8 {d12},[r12] 67 ADD r12,r2,r3,LSL #1 69 VST1.32 {d11[0]},[r12],r3 71 VST1.32 {d12[0]},[r12] 81 ADD r12,r2,r3,LSL #1 83 VST1.32 {d26[0]},[r12],r3 85 VST1.32 {d28[0]},[r12] [all...] |
/external/libvpx/libvpx/vp8/common/arm/armv6/ |
loopfilter_v6.asm | 88 ldr r12, [src], pstep ; p0 99 uqsub8 r6, r11, r12 ; p1 - p0 101 uqsub8 r7, r12, r11 ; p0 - p1 111 uqsub8 r11, r12, r9 ; p0 - q0 112 uqsub8 r12, r9, r12 ; q0 - p0 115 orr r12, r11, r12 ; abs (p0-q0) 117 uqadd8 r12, r12, r12 ; abs (p0-q0) * [all...] |
dequant_idct_v6.asm | 29 mov r12, #4 44 subs r12, r12, #1 63 ldr r12, [r0, #24] 70 smulwt r11, r3, r12 73 smulwt r7, r4, r12 74 smulwb r9, r3, r12 75 smulwb r10, r4, r12 80 uadd16 r7, r12, r9 104 smulwt r12, r4, r [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/arm/armv6/ |
loopfilter_v6.asm | 88 ldr r12, [src], pstep ; p0 99 uqsub8 r6, r11, r12 ; p1 - p0 101 uqsub8 r7, r12, r11 ; p0 - p1 111 uqsub8 r11, r12, r9 ; p0 - q0 112 uqsub8 r12, r9, r12 ; q0 - p0 115 orr r12, r11, r12 ; abs (p0-q0) 117 uqadd8 r12, r12, r12 ; abs (p0-q0) * [all...] |
dequant_idct_v6.asm | 29 mov r12, #4 44 subs r12, r12, #1 63 ldr r12, [r0, #24] 70 smulwt r11, r3, r12 73 smulwt r7, r4, r12 74 smulwb r9, r3, r12 75 smulwb r10, r4, r12 80 uadd16 r7, r12, r9 104 smulwt r12, r4, r [all...] |
/bionic/libc/arch-x86_64/bionic/ |
setjmp.S | 45 // 2 r12 73 xorq \reg,%r12 134 movq %r12,(_JB_R12 * 8)(%rdi) 151 movq %rdi,%r12 166 leaq (_JB_SIGMASK * 8)(%r12),%rsi // new_mask. 178 movq (_JB_RBX * 8)(%r12),%rbx 179 movq (_JB_RBP * 8)(%r12),%rbp 180 movq (_JB_R13 * 8)(%r12),%r13 181 movq (_JB_R14 * 8)(%r12),%r14 182 movq (_JB_R15 * 8)(%r12),%r1 [all...] |
/frameworks/av/media/libstagefright/codecs/mp3dec/src/asm/ |
pvmp3_polyphase_filter_window_gcc.s | 71 add r12,r0,r2,lsl #2 72 ldr r6,[r12,#0x780] 76 ldr r7,[r12,#0x80] 91 ldr r6,[r12,#0x680] 95 ldr r7,[r12,#0x180] 109 ldr r6,[r12,#0x580] 113 ldr r7,[r12,#0x280] 128 ldr r6,[r12,#0x480] 132 ldr r12,[r12,#0x380 [all...] |
pvmp3_mdct_18_gcc.s | 49 add r12,r3,#0x44 70 ldr r8,[r12],#-4 106 ldr r12,[r5,#0x14] 108 str r12,[r5,#0x28] 109 ldr r12,[r5,#0x10] 110 str r12,[r5,#0x20] 111 ldr r12,[r5,#0xc] 112 str r12,[r5,#0x18] 113 ldr r12,[r5,#8] 114 str r12,[r5,#0x10 [all...] |
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/z8k/ |
inout.s | 10 in r12,@r4 18 in r4,@r12 35 inb rl4,@r12 43 ind @r3,@r12,r5 52 ind @r12,@r3,r11 53 ind @r13,@r2,r12 60 indb @r3,@r12,r5 69 indb @r12,@r3,r11 70 indb @r13,@r2,r12 77 indr @r3,@r12,r [all...] |