HomeSort by relevance Sort by last modified time
    Searched refs:t7 (Results 126 - 150 of 183) sorted by null

1 2 3 4 56 7 8

  /external/fdlibm/
e_lgamma_r.c 116 t7 = -3.68452016781138256760e-03, /* 0xBF6E2EFF, 0xB3E914D7 */ variable
266 p2 = t1+w*(t4+w*(t7+w*(t10+w*t13)));
  /external/llvm/test/MC/Mips/mips4/
invalid-mips64.s 21 msubu $t7,$a1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /external/bouncycastle/bcprov/src/main/java/org/bouncycastle/crypto/engines/
AESEngine.java 367 int t7 = Pack.littleEndianToInt(key, 28); W[1][3] = t7; local
373 u = subWord(shift(t7, 8)) ^ rcon; rcon <<= 1;
382 t7 ^= t6; W[i + 1][3] = t7;
385 u = subWord(shift(t7, 8)) ^ rcon;
AESFastEngine.java 695 int t7 = Pack.littleEndianToInt(key, 28); W[1][3] = t7; local
    [all...]
  /external/llvm/test/MC/Mips/mips2/
invalid-mips32r2.s 20 ldxc1 $f8,$s7($t7) # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
51 msubu $t7,$a1 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
64 seb $t9,$t7 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /external/ceres-solver/include/ceres/
rotation.h 532 const T t7 = q[1] * q[3]; local
536 result[0] = T(2) * ((t8 + t1) * pt[0] + (t6 - t4) * pt[1] + (t3 + t7) * pt[2]) + pt[0]; // NOLINT
538 result[2] = T(2) * ((t7 - t3) * pt[0] + (t2 + t9) * pt[1] + (t5 + t8) * pt[2]) + pt[2]; // NOLINT
  /bionic/libm/upstream-freebsd/lib/msun/ld128/
e_lgammal_r.c 79 t7 = -1.03142230366363872751602029672767978e-02L, variable
284 p = t0+y*t1+tt+y*y*(t2+y*(t3+y*(t4+y*(t5+y*(t6+y*(t7+y*(t8+
  /external/libjpeg-turbo/simd/
jsimd_mips_dspr2_asm.h 40 #define t7 $15 macro
  /external/llvm/test/MC/Mips/
mips-register-names-o32.s 23 addiu $t7, $zero, 0 # CHECK: encoding: [0x24,0x0f,0x00,0x00]
mips64-register-names-o32.s 24 daddiu $t7, $zero, 0 # CHECK: encoding: [0x64,0x0f,0x00,0x00]
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.11-4.8/x86_64-linux/include/c++/4.8/ext/pb_ds/
assoc_container.hpp 147 typename T5, typename T6, typename T7>
148 basic_hash_table(T0 t0, T1 t1, T2 t2, T3 t3, T4 t4, T5 t5, T6 t6, T7 t7)
149 : base_type(t0, t1, t2, t3, t4, t5, t6, t7) { }
152 typename T5, typename T6, typename T7, typename T8>
154 T7 t7, T8 t8)
155 : base_type(t0, t1, t2, t3, t4, t5, t6, t7, t8)
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/x86_64-linux/include/c++/4.8/ext/pb_ds/
assoc_container.hpp 147 typename T5, typename T6, typename T7>
148 basic_hash_table(T0 t0, T1 t1, T2 t2, T3 t3, T4 t4, T5 t5, T6 t6, T7 t7)
149 : base_type(t0, t1, t2, t3, t4, t5, t6, t7) { }
152 typename T5, typename T6, typename T7, typename T8>
154 T7 t7, T8 t8)
155 : base_type(t0, t1, t2, t3, t4, t5, t6, t7, t8)
  /prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/x86_64-w64-mingw32/include/c++/4.8.3/ext/pb_ds/
assoc_container.hpp 147 typename T5, typename T6, typename T7>
148 basic_hash_table(T0 t0, T1 t1, T2 t2, T3 t3, T4 t4, T5 t5, T6 t6, T7 t7)
149 : base_type(t0, t1, t2, t3, t4, t5, t6, t7) { }
152 typename T5, typename T6, typename T7, typename T8>
154 T7 t7, T8 t8)
155 : base_type(t0, t1, t2, t3, t4, t5, t6, t7, t8)
  /prebuilts/ndk/current/sources/cxx-stl/gnu-libstdc++/4.9/include/ext/pb_ds/
assoc_container.hpp 147 typename T5, typename T6, typename T7>
148 basic_hash_table(T0 t0, T1 t1, T2 t2, T3 t3, T4 t4, T5 t5, T6 t6, T7 t7)
149 : base_type(t0, t1, t2, t3, t4, t5, t6, t7) { }
152 typename T5, typename T6, typename T7, typename T8>
154 T7 t7, T8 t8)
155 : base_type(t0, t1, t2, t3, t4, t5, t6, t7, t8)
  /external/opencv3/modules/calib3d/src/
upnp.cpp 451 double t7 = pow( m[1][5], 2 ); local
486 *P.ptr<double>(0,0) = t1 + t2 - 2 * m[1][4] * m[1][1] - 2 * m[1][5] * m[1][2] + t7 + t8;
507 *P.ptr<double>(3,0) = t48 + t1 - 2 * m[1][8] * m[1][5] + t7 - 2 * m[1][7] * m[1][4] + t47;
514 *P.ptr<double>(4,0) = t1 - 2 * m[1][10] * m[1][4] + t7 + t78 + t79 - 2 * m[1][11] * m[1][5];
  /external/v8/src/regexp/mips/
regexp-macro-assembler-mips.cc 22 * - t7 : Temporarily stores the index of capture start after a matching pass
753 __ mov(t7, a2);
796 // t7: capture start index
799 &load_char_start_regexp, ne, current_input_offset(), Operand(t7));
    [all...]
  /external/v8/test/cctest/
test-assembler-mips.cc 142 __ li(t7, 0x80000000);
161 __ subu(v1, t7, t0); // 0x7ffffffc
172 __ slt(v0, t7, t3);
175 __ sltu(v0, t7, t3);
208 // Uses t0-t7 as set above.
214 __ Clz(v1, t7); // 0
220 __ Movz(a0, t6, t7); // a0 not updated (t7 is NOT 0).
720 __ Ror(t7, t0, 0x001c);
729 __ sw(t7, MemOperand(a0, offsetof(T, result_rotr_28)) )
    [all...]
  /external/clang/test/CodeGen/
ms-inline-asm.c 48 void t7() { function
58 // CHECK: t7
  /external/v8/src/mips/
simulator-mips.h 127 t0, t1, t2, t3, t4, t5, t6, t7, enumerator in enum:v8::internal::Simulator::Register
  /external/google-breakpad/src/testing/gtest/test/
gtest-printers_test.cc 994 tuple<bool, int, int, int, bool, int, int> t7(false, 2, 3, 4, true, 6, 7);
995 EXPECT_EQ("(false, 2, 3, 4, true, 6, 7)", Print(t7));
    [all...]
  /external/v8/test/mjsunit/
large-object-allocation.js 233 this.t7 = i;
  /external/valgrind/none/tests/mips32/
MoveIns.c 289 TESTINSNMOVE("mfc1 $t7, $f6", 24, f6, t7);
318 TESTINSNMOVEt("mtc1 $t7, $f6", 24, f6, t7);
  /art/runtime/interpreter/mterp/mips/
header.S 90 #define t7 $$15 define
  /external/gtest/test/
gtest-printers_test.cc 1013 tuple<bool, int, int, int, bool, int, int> t7(false, 2, 3, 4, true, 6, 7);
1014 EXPECT_EQ("(false, 2, 3, 4, true, 6, 7)", Print(t7));
    [all...]
  /external/vulkan-validation-layers/tests/gtest-1.7.0/test/
gtest-printers_test.cc 1013 tuple<bool, int, int, int, bool, int, int> t7(false, 2, 3, 4, true, 6, 7);
1014 EXPECT_EQ("(false, 2, 3, 4, true, 6, 7)", Print(t7));
    [all...]

Completed in 2740 milliseconds

1 2 3 4 56 7 8