/external/libunwind/src/ptrace/ |
_UPT_access_fpreg.c | 80 fpregset_t fpreg; local 85 if (ptrace(PT_GETFPREGS, pid, (caddr_t)&fpreg, 0) == -1) 89 memcpy(&fpreg.fpr_xacc[reg], val, sizeof(unw_fpreg_t)); 91 memcpy(&fpreg.fpr_acc[reg], val, sizeof(unw_fpreg_t)); 95 if (ptrace(PT_SETFPREGS, pid, (caddr_t)&fpreg, 0) == -1) 99 memcpy(val, &fpreg.fpr_xacc[reg], sizeof(unw_fpreg_t)); 101 memcpy(val, &fpreg.fpr_acc[reg], sizeof(unw_fpreg_t));
|
/art/compiler/utils/ |
assembler_test.h | 45 template<typename Ass, typename Reg, typename FPReg, typename Imm> 304 std::string RepeatFRIb(void (Ass::*f)(FPReg, Reg, ImmType), int imm_bits, std::string fmt) { 305 return RepeatTemplatedRegistersImmBits<FPReg, Reg, ImmType>(f, 314 std::string RepeatFF(void (Ass::*f)(FPReg, FPReg), std::string fmt) { 315 return RepeatTemplatedRegisters<FPReg, FPReg>(f, 323 std::string RepeatFFF(void (Ass::*f)(FPReg, FPReg, FPReg), std::string fmt) [all...] |
/external/valgrind/memcheck/ |
mc_machine.c | 623 if (o >= GOF(FPREG[0]) 624 && o+sz <= GOF(FPREG[0])+SZB(FPREG[0])) return GOF(FPREG[0]); 625 if (o >= GOF(FPREG[1]) 626 && o+sz <= GOF(FPREG[1])+SZB(FPREG[1])) return GOF(FPREG[1]); 627 if (o >= GOF(FPREG[2]) 628 && o+sz <= GOF(FPREG[2])+SZB(FPREG[2])) return GOF(FPREG[2]) [all...] |
/prebuilts/go/darwin-x86/src/runtime/ |
defs_linux_386.go | 95 type fpreg struct { type 118 _st [8]fpreg
|
defs2_linux.go | 134 type Fpreg C.struct__fpreg
|
/prebuilts/go/linux-x86/src/runtime/ |
defs_linux_386.go | 95 type fpreg struct { type 118 _st [8]fpreg
|
defs2_linux.go | 134 type Fpreg C.struct__fpreg
|
/external/v8/test/cctest/ |
test-utils-arm64.cc | 123 const FPRegister& fpreg) { 124 CHECK(fpreg.Is32Bits()); 127 uint64_t result_64 = core->dreg_bits(fpreg.code()); 134 return EqualFP32(expected, core, core->sreg(fpreg.code())); 140 const FPRegister& fpreg) { 141 CHECK(fpreg.Is64Bits()); 142 return EqualFP64(expected, core, core->dreg(fpreg.code()));
|
test-utils-arm64.h | 185 const FPRegister& fpreg); 187 const FPRegister& fpreg);
|
/external/vixl/test/ |
test-utils-a64.cc | 155 const FPRegister& fpreg) { 156 VIXL_ASSERT(fpreg.Is32Bits()); 159 uint64_t result_64 = core->dreg_bits(fpreg.code()); 166 return EqualFP32(expected, core, core->sreg(fpreg.code())); 172 const FPRegister& fpreg) { 173 VIXL_ASSERT(fpreg.Is64Bits()); 174 return EqualFP64(expected, core, core->dreg(fpreg.code()));
|
test-utils-a64.h | 205 const FPRegister& fpreg); 207 const FPRegister& fpreg);
|
/external/llvm/lib/Target/ARM/MCTargetDesc/ |
ARMELFStreamer.cpp | 70 void emitSetFP(unsigned FpReg, unsigned SpReg, int64_t Offset = 0) override; 114 void ARMTargetAsmStreamer::emitSetFP(unsigned FpReg, unsigned SpReg, 117 InstPrinter.printRegName(OS, FpReg); 366 void emitSetFP(unsigned FpReg, unsigned SpReg, int64_t Offset = 0) override; 606 unsigned FPReg; // Frame pointer register 633 void ARMTargetELFStreamer::emitSetFP(unsigned FpReg, unsigned SpReg, 635 getStreamer().emitSetFP(FpReg, SpReg, Offset); [all...] |
ARMTargetStreamer.cpp | 49 void ARMTargetStreamer::emitSetFP(unsigned FpReg, unsigned SpReg,
|
/external/v8/src/arm64/ |
simulator-arm64.h | 414 T fpreg(unsigned code) const { 419 // Common specialized accessors for the fpreg() template. 421 return fpreg<float>(code); 425 return fpreg<uint32_t>(code); 429 return fpreg<double>(code); 433 return fpreg<uint64_t>(code); 436 double fpreg(unsigned size, unsigned code) const {
|
simulator-arm64.cc | [all...] |
/external/vixl/src/vixl/a64/ |
debugger-a64.cc | 110 explicit FPRegisterToken(const FPRegister fpreg) 111 : ValueToken<const FPRegister>(fpreg) {} 912 VRegister fpreg = NoVReg; local 915 fpreg = VRegister::SRegFromCode(static_cast<unsigned>(code)); 918 fpreg = VRegister::DRegFromCode(static_cast<unsigned>(code)); 923 return new FPRegisterToken(fpreg); 1318 FPRegister fpreg = FPRegisterToken::Cast(tok)->value(); local 1346 FPRegister fpreg = FPRegisterToken::Cast(target)->value(); local [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCFrameLowering.cpp | 522 unsigned FPReg = is31 ? PPC::R31 : PPC::R1; 528 unsigned BPReg = HasBP ? (unsigned) RegInfo->getBaseRegister(MF) : FPReg; 529 unsigned BP8Reg = HasBP ? (unsigned) PPC::X30 : FPReg; 542 MO.setReg(FPReg); 673 unsigned FPReg = isPPC64 ? PPC::X31 : PPC::R31; 770 .addReg(FPReg) 885 unsigned Reg = MRI->getDwarfRegNum(FPReg, true); 922 BuildMI(MBB, MBBI, dl, OrInst, FPReg) 929 unsigned Reg = MRI->getDwarfRegNum(FPReg, true); [all...] |
/art/compiler/optimizing/ |
common_arm64.h | 176 static inline Location LocationFrom(const vixl::FPRegister& fpreg) { 177 return Location::FpuRegisterLocation(fpreg.code());
|
/external/llvm/lib/Target/AArch64/MCTargetDesc/ |
AArch64AsmBackend.cpp | 350 unsigned FPReg = MRI.getLLVMRegNum(FPPush.getRegister(), true); 353 FPReg = getXRegFromWReg(FPReg); 355 assert(LRReg == AArch64::LR && FPReg == AArch64::FP &&
|
/external/valgrind/VEX/useful/ |
show_fp_state.c | 99 printf ( " %s fpreg%d: 0x",
|
x87_to_vex_and_back.c | 230 printf ( " %s fpreg%d: 0x",
|
/toolchain/binutils/binutils-2.25/gas/config/ |
m68k-parse.h | 308 FPREG,
|
/bionic/linker/ |
linker_mips.cpp | 295 // On Mips R5 & R6, Android runs continuously in FR=1 64bit-fpreg mode. 334 // Android runs continuously in FR=0 32bit-fpreg mode.
|
/art/compiler/utils/arm/ |
assembler_arm_test.h | 26 typename FPReg, 31 class AssemblerArmTest : public AssemblerTest<Ass, Reg, FPReg, Imm> { 33 typedef AssemblerTest<Ass, Reg, FPReg, Imm> Base;
|
/external/llvm/lib/Target/X86/ |
X86FloatingPoint.cpp | [all...] |