HomeSort by relevance Sort by last modified time
    Searched full:swizzling (Results 1 - 25 of 74) sorted by null

1 2 3

  /external/skia/include/gpu/
GrContextOptions.h 70 /** Force us to do all swizzling manually in the shader and don't rely on extensions to do
71 swizzling. */
  /external/mesa3d/src/mesa/drivers/dri/i965/
gen6_sf_state.c 96 * do back-facing swizzling.
98 bool swizzling = two_side_color && local
104 /* Update max_source_attr. If swizzling, the SF will read this slot + 1. */
105 if (*max_source_attr < source_attr + swizzling)
106 *max_source_attr = source_attr + swizzling;
108 if (swizzling) {
  /external/mesa3d/src/gallium/drivers/r300/compiler/
radeon_swizzle.h 39 * Describe the swizzling capability of target hardware.
  /external/mesa3d/src/gallium/auxiliary/gallivm/
lp_bld_swizzle.h 30 * Helper functions for swizzling/shuffling.
lp_bld_sample_aos.c 482 * without any swizzling. Swizzling will be done later.
    [all...]
  /external/mesa3d/src/mesa/state_tracker/
st_atom_texture.c 53 * Combine depth texture mode with "swizzle" so that depth mode swizzling
54 * takes place before texture swizzling, and return the resulting swizzle.
118 * Return TRUE if the swizzling described by "swizzle" and
119 * "depthmode" (for depth textures only) is different from the swizzling
  /external/skia/src/gpu/vk/
GrVkCaps.h 92 // For Vulkan we track whether a config is supported linearly (without need for swizzling)
  /external/mesa3d/src/gallium/drivers/r300/
r300_chipset.h 85 /* DXTC texture swizzling. */
r300_texture.c 104 * makes available X, Y, Z, W, ZERO, and ONE for swizzling. */
170 /* Add swizzling. */
398 * output. For the swizzling of the targets, check the shader's format. */
    [all...]
  /external/libdrm/intel/
intel_bufmgr_priv.h 234 * Get the current tiling (and resulting swizzling) mode for the bo.
238 * \param swizzle_mode returned swizzling mode
  /external/mesa3d/docs/
relnotes-8.0.2.html 85 <li>i965: fixup W-tile offset computation to take swizzling into account</li>
  /external/mesa3d/src/glsl/
lower_vec_index_to_swizzle.cpp 118 * using swizzling of scalars for vector construction.
lower_vec_index_to_cond_assign.cpp 154 * using swizzling of scalars for vector construction.
  /external/mesa3d/src/mesa/drivers/dri/intel/
intel_span.c 94 /* adjust for bit6 swizzling */
  /external/mesa3d/src/mesa/tnl/
t_vertex.h 95 * reverse any viewport transformation, swizzling or other conversions
  /external/skia/src/gpu/
GrProgramDesc.h 76 // Set to uniquely idenitify any swizzling of the shader's output color(s).
  /external/skia/src/gpu/glsl/
GrGLSLCaps.h 128 * texture in generated shader code. Swizzling may be implemented in texture parameters or a
GrGLSLShaderBuilder.cpp 90 // This refers to any swizzling we may need to get from some backend internal format to the
  /external/kernel-headers/original/uapi/drm/
drm_fourcc.h 179 * platform-depending swizzling of some higher address bits into bit6.
193 * memory can apply platform-depending swizzling of some higher address bits
i915_drm.h 885 * has bit 6 swizzling that can't be managed correctly by GEM.
898 * Returned address bit 6 swizzling required for CPU access through
915 * Returned address bit 6 swizzling required for CPU access through
921 * Returned address bit 6 swizzling required for CPU access through
    [all...]
  /external/libdrm/include/drm/
drm_fourcc.h 170 * platform-depending swizzling of some higher address bits into bit6.
184 * memory can apply platform-depending swizzling of some higher address bits
i915_drm.h 891 * has bit 6 swizzling that can't be managed correctly by GEM.
904 * Returned address bit 6 swizzling required for CPU access through
921 * Returned address bit 6 swizzling required for CPU access through
927 * Returned address bit 6 swizzling required for CPU access through
    [all...]
  /external/skia/src/core/
SkConfig8888.cpp 191 // Handle fancy alpha swizzling if both are ARGB32
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.11-4.8/sysroot/usr/include/drm/
i915_drm.h 677 * has bit 6 swizzling that can't be managed correctly by GEM.
690 * Returned address bit 6 swizzling required for CPU access through
707 * Returned address bit 6 swizzling required for CPU access through
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/sysroot/usr/include/drm/
i915_drm.h 701 * has bit 6 swizzling that can't be managed correctly by GEM.
714 * Returned address bit 6 swizzling required for CPU access through
731 * Returned address bit 6 swizzling required for CPU access through

Completed in 825 milliseconds

1 2 3