Home | History | Annotate | Download | only in radeon

Lines Matching defs:num_pipes

99     uint32_t                        num_pipes;
216 surf_man->hw_info.num_pipes = 1;
219 surf_man->hw_info.num_pipes = 2;
222 surf_man->hw_info.num_pipes = 4;
225 surf_man->hw_info.num_pipes = 8;
228 surf_man->hw_info.num_pipes = 8;
371 yalign = tilew * surf_man->hw_info.num_pipes;
377 MAX2(surf_man->hw_info.num_pipes *
501 surf_man->hw_info.num_pipes = 1;
504 surf_man->hw_info.num_pipes = 2;
507 surf_man->hw_info.num_pipes = 4;
510 surf_man->hw_info.num_pipes = 8;
513 surf_man->hw_info.num_pipes = 8;
670 mtilew = (tilew * surf->bankw * surf_man->hw_info.num_pipes) * surf->mtilea;
1012 (surf->bankw * surf_man->hw_info.num_pipes)) >> 16;
1066 unsigned *num_pipes,
1073 if (num_pipes) {
1077 *num_pipes = 2;
1083 *num_pipes = 4;
1092 *num_pipes = 8;
1215 surf_man->hw_info.num_pipes = 1;
1218 surf_man->hw_info.num_pipes = 2;
1221 surf_man->hw_info.num_pipes = 4;
1224 surf_man->hw_info.num_pipes = 8;
1227 surf_man->hw_info.num_pipes = 8;
1614 unsigned num_pipes, unsigned num_banks,
1637 mtilew = (tilew * surf->bankw * num_pipes) * surf->mtilea;
1698 unsigned num_pipes, num_banks;
1704 si_gb_tile_mode(gb_tile_mode, &num_pipes, &num_banks, NULL, NULL, NULL, NULL);
1706 r = si_surface_init_2d(surf_man, surf, surf->level, surf->bpe, tile_mode, num_pipes, num_banks, surf->tile_split, 0, 0);
1712 r = si_surface_init_2d(surf_man, surf, surf->stencil_level, 1, stencil_tile_mode, num_pipes, num_banks, surf->stencil_tile_split, surf->bo_size, 0);
1853 uint32_t *num_pipes,
1866 if (num_pipes) {
1870 *num_pipes = 2;
1876 *num_pipes = 4;
1885 *num_pipes = 8;
1889 *num_pipes = 16;
2045 surf_man->hw_info.num_pipes = 1;
2048 surf_man->hw_info.num_pipes = 2;
2051 surf_man->hw_info.num_pipes = 4;
2054 surf_man->hw_info.num_pipes = 8;
2057 surf_man->hw_info.num_pipes = 8;
2212 unsigned num_pipes, unsigned num_banks,
2239 mtilew = (tilew * surf->bankw * num_pipes) * surf->mtilea;
2301 uint32_t num_pipes, num_banks;
2305 &num_pipes, NULL, &num_banks, NULL, NULL, NULL);
2308 surf->tile_split, num_pipes, num_banks, 0, 0);
2315 surf->stencil_tile_split, num_pipes, num_banks,