Home | History | Annotate | Download | only in SelectionDAG

Lines Matching full:bitwidth

384 FunctionLoweringInfo::GetLiveOutRegInfo(unsigned Reg, unsigned BitWidth) {
392   if (BitWidth > LOI->KnownZero.getBitWidth()) {
394     LOI->KnownZero = LOI->KnownZero.zextOrTrunc(BitWidth);
395     LOI->KnownOne = LOI->KnownOne.zextOrTrunc(BitWidth);
417   unsigned BitWidth = IntVT.getSizeInBits();
428     APInt Zero(BitWidth, 0);
435     APInt Val = CI->getValue().zextOrTrunc(BitWidth);
447     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);
455   assert(DestLOI.KnownZero.getBitWidth() == BitWidth &&
456          DestLOI.KnownOne.getBitWidth() == BitWidth &&
463       APInt Zero(BitWidth, 0);
470       APInt Val = CI->getValue().zextOrTrunc(BitWidth);
484     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);