Home | History | Annotate | Download | only in AArch64

Lines Matching defs:Res

2403     bool Res =
2405 assert(!Res && "Call operand has unhandled type");
2406 (void)Res;
2908 bool Res = AssignFn(i, ArgVT, ArgVT, CCValAssign::Full, ArgFlags, CCInfo);
2909 assert(!Res && "Call operand has unhandled type");
2910 (void)Res;
2935 bool Res = AssignFn(i, ValVT, ValVT, CCValAssign::Full, ArgFlags, CCInfo);
2936 assert(!Res && "Call operand has unhandled type");
2937 (void)Res;
4634 std::pair<unsigned, const TargetRegisterClass *> Res;
4635 Res = TargetLowering::getRegForInlineAsmConstraint(TRI, Constraint, VT);
4638 if (!Res.second) {
4648 Res.first = AArch64::FPR128RegClass.getRegister(RegNo);
4649 Res.second = &AArch64::FPR128RegClass;
4654 return Res;
5856 SDValue Res = tryLowerToSLI(Op.getNode(), DAG);
5857 if (Res.getNode())
5858 return Res;
7515 SDValue Res = DAG.getNode(ISD::BITCAST, DL, VT, NewAnd);
7516 return Res;
7526 if (SDValue Res = performVectorCompareAndMaskUnaryOpCombine(N, DAG))
7527 return Res;
7812 SDValue Res = tryCombineToEXTR(N, DCI);
7813 if (Res.getNode())
7814 return Res;
7816 Res = tryCombineToBSL(N, DCI);
7817 if (Res.getNode())
7818 return Res;