Home | History | Annotate | Download | only in AArch64

Lines Matching refs:ExtType

2495       ISD::LoadExtType ExtType = ISD::NON_EXTLOAD;
2505 ExtType = ISD::SEXTLOAD;
2508 ExtType = ISD::ZEXTLOAD;
2511 ExtType = ISD::EXTLOAD;
2516 ExtType, DL, VA.getLocVT(), Chain, FIN,
8235 unsigned ExtType = LHS.getOpcode();
8244 RHS = DAG.getNode(ExtType, SDLoc(N), VT, RHS);
8250 LHS = DAG.getNode(ExtType, SDLoc(N), VT, LHS);
9184 bool checkValueWidth(SDValue V, unsigned width, ISD::LoadExtType &ExtType) {
9185 ExtType = ISD::NON_EXTLOAD;
9193 ExtType = LoadNode->getExtensionType();
9202 ExtType = ISD::SEXTLOAD;
9211 ExtType = ISD::ZEXTLOAD;
9291 ISD::LoadExtType ExtType, signed AddConstant,
9303 if (ExtType == ISD::SEXTLOAD)
9416 ISD::LoadExtType ExtType;
9418 if (!checkValueWidth(SubsInputValue, MaskBits, ExtType) ||
9419 !checkValueWidth(AddInputValue2, MaskBits, ExtType) ||
9420 !checkValueWidth(AddInputValue1, MaskBits, ExtType) )
9423 if(!isEquivalentMaskless(CC, MaskBits, ExtType,