Home | History | Annotate | Download | only in AArch64

Lines Matching refs:BaseReg

121                             unsigned BaseReg, int Offset);
880 unsigned BaseReg = getLdStBaseOp(FirstMI).getReg();
890 if (FirstMI->modifiesRegister(BaseReg, TRI))
946 if (BaseReg == MIBaseReg && ((Offset == MIOffset + OffsetStride) ||
1032 if (ModifiedRegs[BaseReg])
1105 unsigned BaseReg, int Offset) {
1124 if (MI->getOperand(0).getReg() != BaseReg ||
1125 MI->getOperand(1).getReg() != BaseReg)
1163 unsigned BaseReg = getLdStBaseOp(MemMI).getReg();
1177 if (DestReg == BaseReg || TRI->isSubRegister(BaseReg, DestReg))
1198 if (isMatchingUpdateInsn(I, MI, BaseReg, UnscaledOffset))
1206 if (ModifiedRegs[BaseReg] || UsedRegs[BaseReg])
1219 unsigned BaseReg = getLdStBaseOp(MemMI).getReg();
1231 if (DestReg == BaseReg || TRI->isSubRegister(BaseReg, DestReg))
1252 if (isMatchingUpdateInsn(I, MI, BaseReg, Offset))
1260 if (ModifiedRegs[BaseReg] || UsedRegs[BaseReg])